rs6000.md (div<mode>3): Fix comment.
2014-09-21 Segher Boessenkool <segher@kernel.crashing.org> * config/rs6000/rs6000.md (div<mode>3): Fix comment. Use a different insn for divides by integer powers of two. (div<mode>3_sra, *div<mode>3_sra_dot, *div<mode>3_sra_dot2): New. (mod<mode>3): Fix formatting. (three anonymous define_insn and two define_split): Delete. From-SVN: r215437
This commit is contained in:
parent
5b281c53c7
commit
b8bb615605
|
@ -1,3 +1,11 @@
|
||||||
|
2014-09-21 Segher Boessenkool <segher@kernel.crashing.org>
|
||||||
|
|
||||||
|
* config/rs6000/rs6000.md (div<mode>3): Fix comment. Use a different
|
||||||
|
insn for divides by integer powers of two.
|
||||||
|
(div<mode>3_sra, *div<mode>3_sra_dot, *div<mode>3_sra_dot2): New.
|
||||||
|
(mod<mode>3): Fix formatting.
|
||||||
|
(three anonymous define_insn and two define_split): Delete.
|
||||||
|
|
||||||
2014-09-21 Segher Boessenkool <segher@kernel.crashing.org>
|
2014-09-21 Segher Boessenkool <segher@kernel.crashing.org>
|
||||||
|
|
||||||
* config/rs6000/rs6000.md (ashr<mode>3, *ashr<mode>3, *ashrsi3_64,
|
* config/rs6000/rs6000.md (ashr<mode>3, *ashr<mode>3, *ashrsi3_64,
|
||||||
|
|
|
@ -2488,7 +2488,7 @@
|
||||||
(set_attr "size" "<bits>")])
|
(set_attr "size" "<bits>")])
|
||||||
|
|
||||||
|
|
||||||
;; For powers of two we can do srai/aze for divide and then adjust for
|
;; For powers of two we can do sra[wd]i/addze for divide and then adjust for
|
||||||
;; modulus. If it isn't a power of two, force operands into register and do
|
;; modulus. If it isn't a power of two, force operands into register and do
|
||||||
;; a normal divide.
|
;; a normal divide.
|
||||||
(define_expand "div<mode>3"
|
(define_expand "div<mode>3"
|
||||||
|
@ -2497,9 +2497,14 @@
|
||||||
(match_operand:GPR 2 "reg_or_cint_operand" "")))]
|
(match_operand:GPR 2 "reg_or_cint_operand" "")))]
|
||||||
""
|
""
|
||||||
{
|
{
|
||||||
if (GET_CODE (operands[2]) != CONST_INT
|
if (CONST_INT_P (operands[2])
|
||||||
|| INTVAL (operands[2]) <= 0
|
&& INTVAL (operands[2]) > 0
|
||||||
|| exact_log2 (INTVAL (operands[2])) < 0)
|
&& exact_log2 (INTVAL (operands[2])) >= 0)
|
||||||
|
{
|
||||||
|
emit_insn (gen_div<mode>3_sra (operands[0], operands[1], operands[2]));
|
||||||
|
DONE;
|
||||||
|
}
|
||||||
|
|
||||||
operands[2] = force_reg (<MODE>mode, operands[2]);
|
operands[2] = force_reg (<MODE>mode, operands[2]);
|
||||||
})
|
})
|
||||||
|
|
||||||
|
@ -2512,12 +2517,71 @@
|
||||||
[(set_attr "type" "div")
|
[(set_attr "type" "div")
|
||||||
(set_attr "size" "<bits>")])
|
(set_attr "size" "<bits>")])
|
||||||
|
|
||||||
|
(define_insn "div<mode>3_sra"
|
||||||
|
[(set (match_operand:GPR 0 "gpc_reg_operand" "=r")
|
||||||
|
(div:GPR (match_operand:GPR 1 "gpc_reg_operand" "r")
|
||||||
|
(match_operand:GPR 2 "exact_log2_cint_operand" "N")))
|
||||||
|
(clobber (reg:GPR CA_REGNO))]
|
||||||
|
""
|
||||||
|
"sra<wd>i %0,%1,%p2\;addze %0,%0"
|
||||||
|
[(set_attr "type" "two")
|
||||||
|
(set_attr "length" "8")])
|
||||||
|
|
||||||
|
(define_insn_and_split "*div<mode>3_sra_dot"
|
||||||
|
[(set (match_operand:CC 3 "cc_reg_operand" "=x,?y")
|
||||||
|
(compare:CC (div:GPR (match_operand:GPR 1 "gpc_reg_operand" "r,r")
|
||||||
|
(match_operand:GPR 2 "exact_log2_cint_operand" "N,N"))
|
||||||
|
(const_int 0)))
|
||||||
|
(clobber (match_scratch:GPR 0 "=r,r"))
|
||||||
|
(clobber (reg:GPR CA_REGNO))]
|
||||||
|
"<MODE>mode == Pmode"
|
||||||
|
"@
|
||||||
|
sra<wd>i %0,%1,%p2\;addze. %0,%0
|
||||||
|
#"
|
||||||
|
"&& reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode)"
|
||||||
|
[(parallel [(set (match_dup 0)
|
||||||
|
(div:GPR (match_dup 1)
|
||||||
|
(match_dup 2)))
|
||||||
|
(clobber (reg:GPR CA_REGNO))])
|
||||||
|
(set (match_dup 3)
|
||||||
|
(compare:CC (match_dup 0)
|
||||||
|
(const_int 0)))]
|
||||||
|
""
|
||||||
|
[(set_attr "type" "two")
|
||||||
|
(set_attr "length" "8,12")
|
||||||
|
(set_attr "cell_micro" "not")])
|
||||||
|
|
||||||
|
(define_insn_and_split "*div<mode>3_sra_dot2"
|
||||||
|
[(set (match_operand:CC 3 "cc_reg_operand" "=x,?y")
|
||||||
|
(compare:CC (div:GPR (match_operand:GPR 1 "gpc_reg_operand" "r,r")
|
||||||
|
(match_operand:GPR 2 "exact_log2_cint_operand" "N,N"))
|
||||||
|
(const_int 0)))
|
||||||
|
(set (match_operand:GPR 0 "gpc_reg_operand" "=r,r")
|
||||||
|
(div:GPR (match_dup 1)
|
||||||
|
(match_dup 2)))
|
||||||
|
(clobber (reg:GPR CA_REGNO))]
|
||||||
|
"<MODE>mode == Pmode"
|
||||||
|
"@
|
||||||
|
sra<wd>i %0,%1,%p2\;addze. %0,%0
|
||||||
|
#"
|
||||||
|
"&& reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode)"
|
||||||
|
[(parallel [(set (match_dup 0)
|
||||||
|
(div:GPR (match_dup 1)
|
||||||
|
(match_dup 2)))
|
||||||
|
(clobber (reg:GPR CA_REGNO))])
|
||||||
|
(set (match_dup 3)
|
||||||
|
(compare:CC (match_dup 0)
|
||||||
|
(const_int 0)))]
|
||||||
|
""
|
||||||
|
[(set_attr "type" "two")
|
||||||
|
(set_attr "length" "8,12")
|
||||||
|
(set_attr "cell_micro" "not")])
|
||||||
|
|
||||||
(define_expand "mod<mode>3"
|
(define_expand "mod<mode>3"
|
||||||
[(use (match_operand:GPR 0 "gpc_reg_operand" ""))
|
[(use (match_operand:GPR 0 "gpc_reg_operand" ""))
|
||||||
(use (match_operand:GPR 1 "gpc_reg_operand" ""))
|
(use (match_operand:GPR 1 "gpc_reg_operand" ""))
|
||||||
(use (match_operand:GPR 2 "reg_or_cint_operand" ""))]
|
(use (match_operand:GPR 2 "reg_or_cint_operand" ""))]
|
||||||
""
|
""
|
||||||
"
|
|
||||||
{
|
{
|
||||||
int i;
|
int i;
|
||||||
rtx temp1;
|
rtx temp1;
|
||||||
|
@ -2535,76 +2599,7 @@
|
||||||
emit_insn (gen_ashl<mode>3 (temp2, temp1, GEN_INT (i)));
|
emit_insn (gen_ashl<mode>3 (temp2, temp1, GEN_INT (i)));
|
||||||
emit_insn (gen_sub<mode>3 (operands[0], operands[1], temp2));
|
emit_insn (gen_sub<mode>3 (operands[0], operands[1], temp2));
|
||||||
DONE;
|
DONE;
|
||||||
}")
|
})
|
||||||
|
|
||||||
(define_insn ""
|
|
||||||
[(set (match_operand:GPR 0 "gpc_reg_operand" "=r")
|
|
||||||
(div:GPR (match_operand:GPR 1 "gpc_reg_operand" "r")
|
|
||||||
(match_operand:GPR 2 "exact_log2_cint_operand" "N")))]
|
|
||||||
""
|
|
||||||
"sra<wd>i %0,%1,%p2\;addze %0,%0"
|
|
||||||
[(set_attr "type" "two")
|
|
||||||
(set_attr "length" "8")])
|
|
||||||
|
|
||||||
(define_insn ""
|
|
||||||
[(set (match_operand:CC 0 "cc_reg_operand" "=x,?y")
|
|
||||||
(compare:CC (div:P (match_operand:P 1 "gpc_reg_operand" "r,r")
|
|
||||||
(match_operand:P 2 "exact_log2_cint_operand" "N,N"))
|
|
||||||
(const_int 0)))
|
|
||||||
(clobber (match_scratch:P 3 "=r,r"))]
|
|
||||||
""
|
|
||||||
"@
|
|
||||||
sra<wd>i %3,%1,%p2\;addze. %3,%3
|
|
||||||
#"
|
|
||||||
[(set_attr "type" "compare")
|
|
||||||
(set_attr "length" "8,12")
|
|
||||||
(set_attr "cell_micro" "not")])
|
|
||||||
|
|
||||||
(define_split
|
|
||||||
[(set (match_operand:CC 0 "cc_reg_not_cr0_operand" "")
|
|
||||||
(compare:CC (div:GPR (match_operand:GPR 1 "gpc_reg_operand" "")
|
|
||||||
(match_operand:GPR 2 "exact_log2_cint_operand"
|
|
||||||
""))
|
|
||||||
(const_int 0)))
|
|
||||||
(clobber (match_scratch:GPR 3 ""))]
|
|
||||||
"reload_completed"
|
|
||||||
[(set (match_dup 3)
|
|
||||||
(div:<MODE> (match_dup 1) (match_dup 2)))
|
|
||||||
(set (match_dup 0)
|
|
||||||
(compare:CC (match_dup 3)
|
|
||||||
(const_int 0)))]
|
|
||||||
"")
|
|
||||||
|
|
||||||
(define_insn ""
|
|
||||||
[(set (match_operand:CC 3 "cc_reg_operand" "=x,?y")
|
|
||||||
(compare:CC (div:P (match_operand:P 1 "gpc_reg_operand" "r,r")
|
|
||||||
(match_operand:P 2 "exact_log2_cint_operand" "N,N"))
|
|
||||||
(const_int 0)))
|
|
||||||
(set (match_operand:P 0 "gpc_reg_operand" "=r,r")
|
|
||||||
(div:P (match_dup 1) (match_dup 2)))]
|
|
||||||
""
|
|
||||||
"@
|
|
||||||
sra<wd>i %0,%1,%p2\;addze. %0,%0
|
|
||||||
#"
|
|
||||||
[(set_attr "type" "compare")
|
|
||||||
(set_attr "length" "8,12")
|
|
||||||
(set_attr "cell_micro" "not")])
|
|
||||||
|
|
||||||
(define_split
|
|
||||||
[(set (match_operand:CC 3 "cc_reg_not_cr0_operand" "")
|
|
||||||
(compare:CC (div:GPR (match_operand:GPR 1 "gpc_reg_operand" "")
|
|
||||||
(match_operand:GPR 2 "exact_log2_cint_operand"
|
|
||||||
""))
|
|
||||||
(const_int 0)))
|
|
||||||
(set (match_operand:GPR 0 "gpc_reg_operand" "")
|
|
||||||
(div:GPR (match_dup 1) (match_dup 2)))]
|
|
||||||
"reload_completed"
|
|
||||||
[(set (match_dup 0)
|
|
||||||
(div:<MODE> (match_dup 1) (match_dup 2)))
|
|
||||||
(set (match_dup 3)
|
|
||||||
(compare:CC (match_dup 0)
|
|
||||||
(const_int 0)))]
|
|
||||||
"")
|
|
||||||
|
|
||||||
;; Logical instructions
|
;; Logical instructions
|
||||||
;; The logical instructions are mostly combined by using match_operator,
|
;; The logical instructions are mostly combined by using match_operator,
|
||||||
|
|
Loading…
Reference in New Issue