OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/2623 ([ARM/2.95] Wrong code when accessing unsigned short in a structure.) 

PR target/2623
* arm.md (loadhi_preinc, loadhi_predec, loadhi_shiftpreinc)
(loadhi_shiftpredec, loadhi-with-writeback peephole): Don't use
these patterns on arm_archv4.

From-SVN: r51348
This commit is contained in:
Richard Earnshaw 2002-03-25 22:36:39 +00:00 committed by Richard Earnshaw
parent 97e745b95a
commit c8d003c104
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/ChangeLog
View File

@ -1,3 +1,10 @@
2002-03-25 Richard Earnshaw <rearnsha@arm.com>
PR target/2623
* arm.md (loadhi_preinc, loadhi_predec, loadhi_shiftpreinc)
(loadhi_shiftpredec, loadhi-with-writeback peephole): Don't use
these patterns on arm_archv4.
2002-03-22 Nick Clifton <nickc@cambridge.redhat.com>
* config/mcore/mcore.h (CC1_SPEC): Define only if not already

5
gcc/config/arm/arm.md
View File

@ -8278,6 +8278,7 @@
"TARGET_ARM
&& !BYTES_BIG_ENDIAN
&& !TARGET_MMU_TRAPS
&& !arm_arch4
&& REGNO (operands[0]) != FRAME_POINTER_REGNUM
&& REGNO (operands[1]) != FRAME_POINTER_REGNUM
&& (GET_CODE (operands[2]) != REG
@ -8296,6 +8297,7 @@
"TARGET_ARM
&& !BYTES_BIG_ENDIAN
&& !TARGET_MMU_TRAPS
&& !arm_arch4
&& REGNO (operands[0]) != FRAME_POINTER_REGNUM
&& REGNO (operands[1]) != FRAME_POINTER_REGNUM
&& (GET_CODE (operands[2]) != REG
@ -8460,6 +8462,7 @@
"TARGET_ARM
&& !BYTES_BIG_ENDIAN
&& !TARGET_MMU_TRAPS
&& !arm_arch4
&& REGNO (operands[0]) != FRAME_POINTER_REGNUM
&& REGNO (operands[1]) != FRAME_POINTER_REGNUM
&& REGNO (operands[3]) != FRAME_POINTER_REGNUM"
@ -8480,6 +8483,7 @@
"TARGET_ARM
&& !BYTES_BIG_ENDIAN
&& !TARGET_MMU_TRAPS
&& !arm_arch4
&& REGNO (operands[0]) != FRAME_POINTER_REGNUM
&& REGNO (operands[1]) != FRAME_POINTER_REGNUM
&& REGNO (operands[3]) != FRAME_POINTER_REGNUM"
@ -8543,6 +8547,7 @@
"TARGET_ARM
&& !BYTES_BIG_ENDIAN
&& !TARGET_MMU_TRAPS
&& !arm_arch4
&& REGNO (operands[0]) != REGNO(operands[1])
&& (GET_CODE (operands[2]) != REG
|| REGNO(operands[0]) != REGNO (operands[2]))"