OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

arm.md (addsi3, [...]): Rework to avoid use of preserve_subexpressions_p.

Browse Source 
* arm.md (addsi3, subsi3, andsi3, iorsi3, movsi, movhi): Rework to
avoid use of preserve_subexpressions_p.

From-SVN: r86159
This commit is contained in:
Richard Earnshaw 2004-08-17 23:38:53 +00:00 committed by Richard Earnshaw
parent 504c0e4f17
commit d56993f292
2 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2004-08-18 Richard Earnshaw <rearnsha@arm.com>
* arm.md (addsi3, subsi3, andsi3, iorsi3, movsi, movhi): Rework to
avoid use of preserve_subexpressions_p.
2004-08-17 Richard Henderson <rth@redhat.com>
PR 17051

19
gcc/config/arm/arm.md
View File

@ -449,7 +449,7 @@
{
arm_split_constant (PLUS, SImode, NULL_RTX,
INTVAL (operands[2]), operands[0], operands[1],
(no_new_pseudos ? 0 : preserve_subexpressions_p ()));
optimize && !no_new_pseudos);
DONE;
}
"
@ -935,9 +935,7 @@
{
arm_split_constant (MINUS, SImode, NULL_RTX,
INTVAL (operands[1]), operands[0],
operands[2],
(no_new_pseudos ? 0
: preserve_subexpressions_p ()));
operands[2], optimize && !no_new_pseudos);
DONE;
}
else /* TARGET_THUMB */
@ -1512,9 +1510,8 @@
{
arm_split_constant (AND, SImode, NULL_RTX,
INTVAL (operands[2]), operands[0],
operands[1],
(no_new_pseudos
? 0 : preserve_subexpressions_p ()));
operands[1], optimize && !no_new_pseudos);
DONE;
}
}
@ -2167,8 +2164,7 @@
{
arm_split_constant (IOR, SImode, NULL_RTX,
INTVAL (operands[2]), operands[0], operands[1],
(no_new_pseudos
? 0 : preserve_subexpressions_p ()));
optimize && !no_new_pseudos);
DONE;
}
else /* TARGET_THUMB */
@ -4256,8 +4252,7 @@
{
arm_split_constant (SET, SImode, NULL_RTX,
INTVAL (operands[1]), operands[0], NULL_RTX,
(no_new_pseudos ? 0
: preserve_subexpressions_p ()));
optimize && !no_new_pseudos);
DONE;
}
}
@ -4653,7 +4648,7 @@
emit_insn (gen_movsi (reg, GEN_INT (val)));
operands[1] = gen_lowpart (HImode, reg);
}
else if (arm_arch4 && !no_new_pseudos && optimize > 0
else if (arm_arch4 && optimize && !no_new_pseudos
&& GET_CODE (operands[1]) == MEM)
{
rtx reg = gen_reg_rtx (SImode);