OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

RISC-V Port: Regenerate gcc/configure

Browse Source 
From-SVN: r245225
This commit is contained in:
Palmer Dabbelt 2017-02-06 21:38:43 +00:00 committed by Palmer Dabbelt
parent 09cae7507d
commit ef57f7d6b1
2 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
gcc/ChangeLog
View File

@ -31,6 +31,7 @@
* doc/install.texi: Add RISC-V entries.
* doc/invoke.texi: Add RISC-V options section.
* doc/md.texi: Add RISC-V constraints section.
* configure: Regenerated.
2017-02-06 Michael Meissner <meissner@linux.vnet.ibm.com>

15
gcc/configure vendored
View File

@ -24156,6 +24156,17 @@ x3: .space 4
tls_first_minor=14
tls_as_opt="-a32 --fatal-warnings"
;;
riscv*-*-*)
conftest_s='
.section .tdata,"awT",@progbits
x: .word 2
.text
la.tls.gd a0,x
call __tls_get_addr'
tls_first_major=2
tls_first_minor=21
tls_as_opt='--fatal-warnings'
;;
s390-*-*)
conftest_s='
.section ".tdata","awT",@progbits
@ -27516,8 +27527,8 @@ esac
# version to the per-target configury.
case "$cpu_type" in
aarch64 | alpha | arm | avr | bfin | cris | i386 | m32c | m68k | microblaze \
| mips | nios2 | pa | rs6000 | score | sparc | spu | tilegx | tilepro \
| visium | xstormy16 | xtensa)
| mips | nios2 | pa | riscv | rs6000 | score | sparc | spu | tilegx \
| tilepro | visium | xstormy16 | xtensa)
insn="nop"
;;
ia64 | s390)