OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

i386.md (*movxi_internal_avx512f): Use insn type attribute instead of which_alternative. 

* config/i386/i386.md (*movxi_internal_avx512f): Use insn type
	attribute instead of which_alternative.
	* config/i386/sse.md (*mov<mode>_internal): Ditto.
	Use EXT_REX_SSE_REG_P where appropriate.

From-SVN: r235422
This commit is contained in:
Uros Bizjak 2016-04-25 23:57:42 +02:00 committed by Uros Bizjak
parent d01617cab8
commit f729943b89
3 changed files with 22 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/ChangeLog
View File

@ -1,3 +1,10 @@
2016-04-25 Uros Bizjak <ubizjak@gmail.com>
* config/i386/i386.md (*movxi_internal_avx512f): Use insn type
attribute instead of which_alternative.
* config/i386/sse.md (*mov<mode>_internal): Ditto.
Use EXT_REX_SSE_REG_P where appropriate.
2016-04-25 Uros Bizjak <ubizjak@gmail.com>
* config/i386/predicates.md (const0_operand): Do not match

9
gcc/config/i386/i386.md
View File

@ -1975,17 +1975,18 @@
&& (register_operand (operands[0], XImode)
|| register_operand (operands[1], XImode))"
{
switch (which_alternative)
switch (get_attr_type (insn))
{
case 0:
case TYPE_SSELOG1:
return standard_sse_constant_opcode (insn, operands[1]);
case 1:
case 2:
case TYPE_SSEMOV:
if (misaligned_operand (operands[0], XImode)
|| misaligned_operand (operands[1], XImode))
return "vmovdqu32\t{%1, %0|%0, %1}";
else
return "vmovdqa32\t{%1, %0|%0, %1}";
default:
gcc_unreachable ();
}

19
gcc/config/i386/sse.md
View File

@ -839,19 +839,18 @@
&& (register_operand (operands[0], <MODE>mode)
|| register_operand (operands[1], <MODE>mode))"
{
int mode = get_attr_mode (insn);
switch (which_alternative)
switch (get_attr_type (insn))
{
case 0:
case TYPE_SSELOG1:
return standard_sse_constant_opcode (insn, operands[1]);
case 1:
case 2:
case TYPE_SSEMOV:
/* There is no evex-encoded vmov* for sizes smaller than 64-bytes
in avx512f, so we need to use workarounds, to access sse registers
16-31, which are evex-only. In avx512vl we don't need workarounds. */
if (TARGET_AVX512F && <MODE_SIZE> < 64 && !TARGET_AVX512VL
&& ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
|| (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
&& (EXT_REX_SSE_REG_P (operands[0])
|| EXT_REX_SSE_REG_P (operands[1])))
{
if (memory_operand (operands[0], <MODE>mode))
{
@ -873,7 +872,7 @@
}
else
/* Reg -> reg move is always aligned. Just use wider move. */
switch (mode)
switch (get_attr_mode (insn))
{
case MODE_V8SF:
case MODE_V4SF:
@ -888,7 +887,8 @@
gcc_unreachable ();
}
}
switch (mode)
switch (get_attr_mode (insn))
{
case MODE_V16SF:
case MODE_V8SF:
@ -931,6 +931,7 @@
default:
gcc_unreachable ();
}
default:
gcc_unreachable ();
}