5f52081962
* Makefile.def: Add liboffloadmic to target_modules. Make liboffloadmic depend on libgomp's configure, libstdc++ and libgcc. * Makefile.in: Regenerate. * configure: Regenerate. * configure.ac: Add liboffloadmic to target binaries. Restrict liboffloadmic for POSIX and i*86, and x86_64 architectures. Add liboffloadmic to noconfig list when C++ is not supported. config/ * target-posix: New file. libcilkrts/ * configure.tgt: Use config/target-posix. liboffloadmic/ Initial commit. Imported from upstream: https://www.openmprtl.org/sites/default/files/liboffload_oss.tgz * Makefile.am: New file. * Makefile.in: New file, generated by automake. * aclocal.m4: New file, generated by aclocal. * configure: New file, generated by autoconf. * configure.ac: New file. * configure.tgt: Ditto. * doc/doxygen/config: Ditto. * doc/doxygen/header.tex: Ditto. * include/coi/common/COIEngine_common.h: Ditto. * include/coi/common/COIMacros_common.h: Ditto. * include/coi/common/COIPerf_common.h : Ditto. * include/coi/common/COIResult_common.h : Ditto. * include/coi/common/COITypes_common.h: Ditto. * include/coi/sink/COIBuffer_sink.h: Ditto. * include/coi/sink/COIPipeline_sink.h: Ditto. * include/coi/sink/COIProcess_sink.h: Ditto. * include/coi/source/COIBuffer_source.h: Ditto. * include/coi/source/COIEngine_source.h: Ditto. * include/coi/source/COIEvent_source.h: Ditto. * include/coi/source/COIPipeline_source.h: Ditto. * include/coi/source/COIProcess_source.h: Ditto. * include/myo/myo.h: Ditto. * include/myo/myoimpl.h: Ditto. * include/myo/myotypes.h: Ditto. * liboffloadmic_host.spec.in: Ditto. * liboffloadmic_target.spec.in: Ditto. * runtime/cean_util.cpp: Ditto. * runtime/cean_util.h: Ditto. * runtime/coi/coi_client.cpp: Ditto. * runtime/coi/coi_client.h: Ditto. * runtime/coi/coi_server.cpp: Ditto. * runtime/coi/coi_server.h: Ditto. * runtime/compiler_if_host.cpp: Ditto. * runtime/compiler_if_host.h: Ditto. * runtime/compiler_if_target.cpp: Ditto. * runtime/compiler_if_target.h: Ditto. * runtime/dv_util.cpp: Ditto. * runtime/dv_util.h: Ditto. * runtime/emulator/coi_common.h: Ditto. * runtime/emulator/coi_device.cpp: Ditto. * runtime/emulator/coi_device.h: Ditto. * runtime/emulator/coi_host.cpp: Ditto. * runtime/emulator/coi_host.h: Ditto. * runtime/emulator/coi_version_asm.h: Ditto. * runtime/emulator/coi_version_linker_script.map: Ditto. * runtime/emulator/myo_client.cpp: Ditto. * runtime/emulator/myo_service.cpp: Ditto. * runtime/emulator/myo_service.h: Ditto. * runtime/emulator/myo_version_asm.h: Ditto. * runtime/emulator/myo_version_linker_script.map: Ditto. * runtime/liboffload_error.c: Ditto. * runtime/liboffload_error_codes.h: Ditto. * runtime/liboffload_msg.c: Ditto. * runtime/liboffload_msg.h: Ditto. * runtime/mic_lib.f90: Ditto. * runtime/offload.h: Ditto. * runtime/offload_common.cpp: Ditto. * runtime/offload_common.h: Ditto. * runtime/offload_engine.cpp: Ditto. * runtime/offload_engine.h: Ditto. * runtime/offload_env.cpp: Ditto. * runtime/offload_env.h: Ditto. * runtime/offload_host.cpp: Ditto. * runtime/offload_host.h: Ditto. * runtime/offload_myo_host.cpp: Ditto. * runtime/offload_myo_host.h: Ditto. * runtime/offload_myo_target.cpp: Ditto. * runtime/offload_myo_target.h: Ditto. * runtime/offload_omp_host.cpp: Ditto. * runtime/offload_omp_target.cpp: Ditto. * runtime/offload_orsl.cpp: Ditto. * runtime/offload_orsl.h: Ditto. * runtime/offload_table.cpp: Ditto. * runtime/offload_table.h: Ditto. * runtime/offload_target.cpp: Ditto. * runtime/offload_target.h: Ditto. * runtime/offload_target_main.cpp: Ditto. * runtime/offload_timer.h: Ditto. * runtime/offload_timer_host.cpp: Ditto. * runtime/offload_timer_target.cpp: Ditto. * runtime/offload_trace.cpp: Ditto. * runtime/offload_trace.h: Ditto. * runtime/offload_util.cpp: Ditto. * runtime/offload_util.h: Ditto. * runtime/ofldbegin.cpp: Ditto. * runtime/ofldend.cpp: Ditto. * runtime/orsl-lite/include/orsl-lite.h: Ditto. * runtime/orsl-lite/lib/orsl-lite.c: Ditto. * runtime/orsl-lite/version.txt: Ditto. * runtime/use_mpss2.txt: Ditto. From-SVN: r217498
91 lines
2.7 KiB
TeX
91 lines
2.7 KiB
TeX
% Latex header for doxygen 1.8.3.1
|
|
\documentclass{book}
|
|
\usepackage[a4paper,top=2.5cm,bottom=2.5cm,left=2.5cm,right=2.5cm]{geometry}
|
|
\usepackage{makeidx}
|
|
\usepackage{natbib}
|
|
\usepackage{graphicx}
|
|
\usepackage{multicol}
|
|
\usepackage{float}
|
|
\usepackage{listings}
|
|
\usepackage{color}
|
|
\usepackage{ifthen}
|
|
\usepackage[table]{xcolor}
|
|
\usepackage{textcomp}
|
|
\usepackage{alltt}
|
|
\usepackage{ifpdf}
|
|
\ifpdf
|
|
\usepackage[pdftex,
|
|
pagebackref=true,
|
|
colorlinks=true,
|
|
linkcolor=blue,
|
|
unicode
|
|
]{hyperref}
|
|
\else
|
|
\usepackage[ps2pdf,
|
|
pagebackref=true,
|
|
colorlinks=true,
|
|
linkcolor=blue,
|
|
unicode
|
|
]{hyperref}
|
|
\usepackage{pspicture}
|
|
\fi
|
|
\usepackage[utf8]{inputenc}
|
|
\usepackage{mathptmx}
|
|
\usepackage[scaled=.90]{helvet}
|
|
\usepackage{courier}
|
|
\usepackage{sectsty}
|
|
\usepackage{amssymb}
|
|
\usepackage[titles]{tocloft}
|
|
\usepackage{doxygen}
|
|
\usepackage{fancyhdr}
|
|
\pagestyle{fancy}
|
|
\lstset{language=C++,inputencoding=utf8,basicstyle=\footnotesize,breaklines=true,breakatwhitespace=true,tabsize=4,numbers=left }
|
|
\makeindex
|
|
\setcounter{tocdepth}{3}
|
|
\renewcommand{\footrulewidth}{0.4pt}
|
|
\renewcommand{\familydefault}{\sfdefault}
|
|
\hfuzz=15pt
|
|
\setlength{\emergencystretch}{15pt}
|
|
\hbadness=750
|
|
\tolerance=750
|
|
\begin{document}
|
|
\hypersetup{pageanchor=false,citecolor=blue}
|
|
\begin{titlepage}
|
|
\vspace*{7cm}
|
|
\begin{center}
|
|
{\Large Intel\textsuperscript{\textregistered} Offload Runtime Library }\\
|
|
\vspace*{1cm}
|
|
{\large Generated by Doxygen $doxygenversion }\\
|
|
\vspace*{0.5cm}
|
|
{\small $datetime }\\
|
|
\end{center}
|
|
\end{titlepage}
|
|
|
|
{\bf FTC Optimization Notice}
|
|
|
|
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for
|
|
optimizations that are not unique to Intel microprocessors. These optimizations include SSE2,
|
|
SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the
|
|
availability, functionality, or effectiveness of any optimization on microprocessors not
|
|
manufactured by Intel.
|
|
|
|
Microprocessor-dependent optimizations in this product are intended for use with Intel
|
|
microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for
|
|
Intel microprocessors. Please refer to the applicable product User and Reference Guides for
|
|
more information regarding the specific instruction sets covered by this notice.
|
|
|
|
Notice revision \#20110804
|
|
|
|
\vspace*{0.5cm}
|
|
|
|
{\bf Trademarks}
|
|
|
|
Intel, Xeon, and Intel Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.
|
|
|
|
This document is Copyright \textcopyright 2014, Intel Corporation. All rights reserved.
|
|
|
|
\pagenumbering{roman}
|
|
\tableofcontents
|
|
\pagenumbering{arabic}
|
|
\hypersetup{pageanchor=true,citecolor=blue}
|