5 lines
144 B
C
5 lines
144 B
C
|
/* The MIPS architecture has selectable endianness.
|
||
|
|
This file is for a machine using big-endian mode. */
|
||
|
|
|
||
|
|
#define __BYTE_ORDER __BIG_ENDIAN
|