Fix cfa offset for saved registers in PPC sqrt implementations.
This commit is contained in:
parent
7a7c2c2465
commit
3f241d7584
|
@ -1,3 +1,11 @@
|
||||||
|
2009-06-24 Andreas Schwab <aschwab@redhat.com>
|
||||||
|
|
||||||
|
* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrtf.S: Fix cfa offset
|
||||||
|
for saved registers.
|
||||||
|
* sysdeps/powerpc/powerpc32/power4/fpu/w_sqrt.S: Likewise.
|
||||||
|
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrtf.S: Likewise.
|
||||||
|
* sysdeps/powerpc/powerpc32/power5/fpu/w_sqrt.S: Likewise.
|
||||||
|
|
||||||
2009-06-23 Andreas Schwab <aschwab@redhat.com>
|
2009-06-23 Andreas Schwab <aschwab@redhat.com>
|
||||||
|
|
||||||
* time/tzfile.c (__tzfile_read): Don't use an empty TZ string.
|
* time/tzfile.c (__tzfile_read): Don't use an empty TZ string.
|
||||||
|
|
|
@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
|
||||||
fmr fp12,fp2
|
fmr fp12,fp2
|
||||||
stw r0,20(r1)
|
stw r0,20(r1)
|
||||||
stw r30,8(r1)
|
stw r30,8(r1)
|
||||||
cfi_offset(lr,20)
|
cfi_offset(lr,20-16)
|
||||||
cfi_offset(r30,8)
|
cfi_offset(r30,8-16)
|
||||||
#ifdef SHARED
|
#ifdef SHARED
|
||||||
# ifdef HAVE_ASM_PPC_REL16
|
# ifdef HAVE_ASM_PPC_REL16
|
||||||
bcl 20,31,.LCF1
|
bcl 20,31,.LCF1
|
||||||
|
|
|
@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
|
||||||
fmr fp12,fp2
|
fmr fp12,fp2
|
||||||
stw r0,20(r1)
|
stw r0,20(r1)
|
||||||
stw r30,8(r1)
|
stw r30,8(r1)
|
||||||
cfi_offset(lr,20)
|
cfi_offset(lr,20-16)
|
||||||
cfi_offset(r30,8)
|
cfi_offset(r30,8-16)
|
||||||
#ifdef SHARED
|
#ifdef SHARED
|
||||||
# ifdef HAVE_ASM_PPC_REL16
|
# ifdef HAVE_ASM_PPC_REL16
|
||||||
bcl 20,31,.LCF1
|
bcl 20,31,.LCF1
|
||||||
|
|
|
@ -60,8 +60,8 @@ EALIGN (__sqrt, 5, 0)
|
||||||
fmr fp12,fp2
|
fmr fp12,fp2
|
||||||
stw r0,20(r1)
|
stw r0,20(r1)
|
||||||
stw r30,8(r1)
|
stw r30,8(r1)
|
||||||
cfi_offset(lr,20)
|
cfi_offset(lr,20-16)
|
||||||
cfi_offset(r30,8)
|
cfi_offset(r30,8-16)
|
||||||
#ifdef SHARED
|
#ifdef SHARED
|
||||||
# ifdef HAVE_ASM_PPC_REL16
|
# ifdef HAVE_ASM_PPC_REL16
|
||||||
bcl 20,31,.LCF1
|
bcl 20,31,.LCF1
|
||||||
|
|
|
@ -60,8 +60,8 @@ EALIGN (__sqrtf, 5, 0)
|
||||||
fmr fp12,fp2
|
fmr fp12,fp2
|
||||||
stw r0,20(r1)
|
stw r0,20(r1)
|
||||||
stw r30,8(r1)
|
stw r30,8(r1)
|
||||||
cfi_offset(lr,20)
|
cfi_offset(lr,20-16)
|
||||||
cfi_offset(r30,8)
|
cfi_offset(r30,8-16)
|
||||||
#ifdef SHARED
|
#ifdef SHARED
|
||||||
# ifdef HAVE_ASM_PPC_REL16
|
# ifdef HAVE_ASM_PPC_REL16
|
||||||
bcl 20,31,.LCF1
|
bcl 20,31,.LCF1
|
||||||
|
|
Loading…
Reference in New Issue