OpenE2K/glibc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Put __NO_FPRS__ around floating point opcodes in powerpc32/dl-trampoline.S.

Browse Source
This commit is contained in:
Sebastan Andrzej Siewior 2012-11-01 16:48:47 -05:00 committed by Ryan S. Arnold
parent 7402596be7
commit a2421a6853
2 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@ -1,3 +1,8 @@
2012-11-01 Sebastan Andrzej Siewior <bigeasy@linutronix.de>
* sysdeps/powerpc/powerpc32/dl-trampoline.S: Put __NO_FPRS__ around
floating point opcodes.
2012-11-01 Thomas Schwinge <thomas@codesourcery.com> 2012-11-01 Thomas Schwinge <thomas@codesourcery.com>
* sysdeps/mach/hurd/Makefile (link-libc-static-tests): New * sysdeps/mach/hurd/Makefile (link-libc-static-tests): New

4
sysdeps/powerpc/powerpc32/dl-trampoline.S
View File

@ -136,6 +136,7 @@ _dl_prof_resolve:
stw r9,40(r1) stw r9,40(r1)
stw r10,44(r1) stw r10,44(r1)
stw r0,8(r1) stw r0,8(r1)
#ifndef __NO_FPRS__
# Save the floating point registers # Save the floating point registers
stfd fp1,48(r1) stfd fp1,48(r1)
stfd fp2,56(r1) stfd fp2,56(r1)
@ -145,6 +146,7 @@ _dl_prof_resolve:
stfd fp6,88(r1) stfd fp6,88(r1)
stfd fp7,96(r1) stfd fp7,96(r1)
stfd fp8,104(r1) stfd fp8,104(r1)
#endif
# XXX TODO: store vmx registers # XXX TODO: store vmx registers
# Load the extra parameters. # Load the extra parameters.
addi r6,r1,16 addi r6,r1,16
@ -168,6 +170,7 @@ _dl_prof_resolve:
lwz r4,20(r1) lwz r4,20(r1)
lwz r3,16(r1) lwz r3,16(r1)
lwz r0,12(r1) lwz r0,12(r1)
#ifndef __NO_FPRS__
# Load the floating point registers. # Load the floating point registers.
lfd fp1,48(r1) lfd fp1,48(r1)
lfd fp2,56(r1) lfd fp2,56(r1)
@ -177,6 +180,7 @@ _dl_prof_resolve:
lfd fp6,88(r1) lfd fp6,88(r1)
lfd fp7,96(r1) lfd fp7,96(r1)
lfd fp8,104(r1) lfd fp8,104(r1)
#endif
# ...unwind the stack frame, and jump to the PLT entry we updated. # ...unwind the stack frame, and jump to the PLT entry we updated.
addi r1,r1,320 addi r1,r1,320
bctr bctr