2014-09-03 17:27:54 +02:00
|
|
|
/*
|
2016-02-10 20:26:21 +01:00
|
|
|
* Copyright Altera Corporation (C) 2014-2016. All rights reserved.
|
2014-09-03 17:27:54 +02:00
|
|
|
* Copyright 2011-2012 Calxeda, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
* version 2, as published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*
|
|
|
|
* Adapted from the highbank_mc_edac driver.
|
|
|
|
*/
|
|
|
|
|
2016-02-10 20:26:21 +01:00
|
|
|
#include <asm/cacheflush.h>
|
2014-09-03 17:27:54 +02:00
|
|
|
#include <linux/ctype.h>
|
|
|
|
#include <linux/edac.h>
|
2016-02-10 20:26:21 +01:00
|
|
|
#include <linux/genalloc.h>
|
2014-09-03 17:27:54 +02:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/mfd/syscon.h>
|
|
|
|
#include <linux/of_platform.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/regmap.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/uaccess.h>
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
#include "altera_edac.h"
|
2014-09-03 17:27:54 +02:00
|
|
|
#include "edac_core.h"
|
|
|
|
#include "edac_module.h"
|
|
|
|
|
|
|
|
#define EDAC_MOD_STR "altera_edac"
|
|
|
|
#define EDAC_VERSION "1"
|
2016-02-10 20:26:21 +01:00
|
|
|
#define EDAC_DEVICE "Altera"
|
2014-09-03 17:27:54 +02:00
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
static const struct altr_sdram_prv_data c5_data = {
|
|
|
|
.ecc_ctrl_offset = CV_CTLCFG_OFST,
|
|
|
|
.ecc_ctl_en_mask = CV_CTLCFG_ECC_AUTO_EN,
|
|
|
|
.ecc_stat_offset = CV_DRAMSTS_OFST,
|
|
|
|
.ecc_stat_ce_mask = CV_DRAMSTS_SBEERR,
|
|
|
|
.ecc_stat_ue_mask = CV_DRAMSTS_DBEERR,
|
|
|
|
.ecc_saddr_offset = CV_ERRADDR_OFST,
|
2015-06-04 16:28:47 +02:00
|
|
|
.ecc_daddr_offset = CV_ERRADDR_OFST,
|
2015-06-04 16:28:46 +02:00
|
|
|
.ecc_cecnt_offset = CV_SBECOUNT_OFST,
|
|
|
|
.ecc_uecnt_offset = CV_DBECOUNT_OFST,
|
|
|
|
.ecc_irq_en_offset = CV_DRAMINTR_OFST,
|
|
|
|
.ecc_irq_en_mask = CV_DRAMINTR_INTREN,
|
|
|
|
.ecc_irq_clr_offset = CV_DRAMINTR_OFST,
|
|
|
|
.ecc_irq_clr_mask = (CV_DRAMINTR_INTRCLR | CV_DRAMINTR_INTREN),
|
|
|
|
.ecc_cnt_rst_offset = CV_DRAMINTR_OFST,
|
|
|
|
.ecc_cnt_rst_mask = CV_DRAMINTR_INTRCLR,
|
|
|
|
.ce_ue_trgr_offset = CV_CTLCFG_OFST,
|
|
|
|
.ce_set_mask = CV_CTLCFG_GEN_SB_ERR,
|
|
|
|
.ue_set_mask = CV_CTLCFG_GEN_DB_ERR,
|
2014-09-03 17:27:54 +02:00
|
|
|
};
|
|
|
|
|
2015-06-04 16:28:47 +02:00
|
|
|
static const struct altr_sdram_prv_data a10_data = {
|
|
|
|
.ecc_ctrl_offset = A10_ECCCTRL1_OFST,
|
|
|
|
.ecc_ctl_en_mask = A10_ECCCTRL1_ECC_EN,
|
|
|
|
.ecc_stat_offset = A10_INTSTAT_OFST,
|
|
|
|
.ecc_stat_ce_mask = A10_INTSTAT_SBEERR,
|
|
|
|
.ecc_stat_ue_mask = A10_INTSTAT_DBEERR,
|
|
|
|
.ecc_saddr_offset = A10_SERRADDR_OFST,
|
|
|
|
.ecc_daddr_offset = A10_DERRADDR_OFST,
|
|
|
|
.ecc_irq_en_offset = A10_ERRINTEN_OFST,
|
|
|
|
.ecc_irq_en_mask = A10_ECC_IRQ_EN_MASK,
|
|
|
|
.ecc_irq_clr_offset = A10_INTSTAT_OFST,
|
|
|
|
.ecc_irq_clr_mask = (A10_INTSTAT_SBEERR | A10_INTSTAT_DBEERR),
|
|
|
|
.ecc_cnt_rst_offset = A10_ECCCTRL1_OFST,
|
|
|
|
.ecc_cnt_rst_mask = A10_ECC_CNT_RESET_MASK,
|
|
|
|
.ce_ue_trgr_offset = A10_DIAGINTTEST_OFST,
|
|
|
|
.ce_set_mask = A10_DIAGINT_TSERRA_MASK,
|
|
|
|
.ue_set_mask = A10_DIAGINT_TDERRA_MASK,
|
|
|
|
};
|
|
|
|
|
2016-02-10 20:26:21 +01:00
|
|
|
/************************** EDAC Device Defines **************************/
|
|
|
|
|
|
|
|
/* OCRAM ECC Management Group Defines */
|
|
|
|
#define ALTR_MAN_GRP_OCRAM_ECC_OFFSET 0x04
|
|
|
|
#define ALTR_OCR_ECC_EN BIT(0)
|
|
|
|
#define ALTR_OCR_ECC_INJS BIT(1)
|
|
|
|
#define ALTR_OCR_ECC_INJD BIT(2)
|
|
|
|
#define ALTR_OCR_ECC_SERR BIT(3)
|
|
|
|
#define ALTR_OCR_ECC_DERR BIT(4)
|
|
|
|
|
|
|
|
/* L2 ECC Management Group Defines */
|
|
|
|
#define ALTR_MAN_GRP_L2_ECC_OFFSET 0x00
|
|
|
|
#define ALTR_L2_ECC_EN BIT(0)
|
|
|
|
#define ALTR_L2_ECC_INJS BIT(1)
|
|
|
|
#define ALTR_L2_ECC_INJD BIT(2)
|
|
|
|
|
|
|
|
#define ALTR_UE_TRIGGER_CHAR 'U' /* Trigger for UE */
|
|
|
|
#define ALTR_TRIGGER_READ_WRD_CNT 32 /* Line size x 4 */
|
|
|
|
#define ALTR_TRIG_OCRAM_BYTE_SIZE 128 /* Line size x 4 */
|
|
|
|
#define ALTR_TRIG_L2C_BYTE_SIZE 4096 /* Full Page */
|
|
|
|
|
|
|
|
/*********************** EDAC Memory Controller Functions ****************/
|
|
|
|
|
|
|
|
/* The SDRAM controller uses the EDAC Memory Controller framework. */
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
static irqreturn_t altr_sdram_mc_err_handler(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
struct mem_ctl_info *mci = dev_id;
|
|
|
|
struct altr_sdram_mc_data *drvdata = mci->pvt_info;
|
2015-06-04 16:28:46 +02:00
|
|
|
const struct altr_sdram_prv_data *priv = drvdata->data;
|
2015-06-04 16:28:47 +02:00
|
|
|
u32 status, err_count = 1, err_addr;
|
2014-09-03 17:27:54 +02:00
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
regmap_read(drvdata->mc_vbase, priv->ecc_stat_offset, &status);
|
2014-09-03 17:27:54 +02:00
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
if (status & priv->ecc_stat_ue_mask) {
|
2015-06-04 16:28:47 +02:00
|
|
|
regmap_read(drvdata->mc_vbase, priv->ecc_daddr_offset,
|
|
|
|
&err_addr);
|
|
|
|
if (priv->ecc_uecnt_offset)
|
|
|
|
regmap_read(drvdata->mc_vbase, priv->ecc_uecnt_offset,
|
|
|
|
&err_count);
|
2014-09-03 17:27:54 +02:00
|
|
|
panic("\nEDAC: [%d Uncorrectable errors @ 0x%08X]\n",
|
|
|
|
err_count, err_addr);
|
|
|
|
}
|
2015-06-04 16:28:46 +02:00
|
|
|
if (status & priv->ecc_stat_ce_mask) {
|
2015-06-04 16:28:47 +02:00
|
|
|
regmap_read(drvdata->mc_vbase, priv->ecc_saddr_offset,
|
|
|
|
&err_addr);
|
|
|
|
if (priv->ecc_uecnt_offset)
|
|
|
|
regmap_read(drvdata->mc_vbase, priv->ecc_cecnt_offset,
|
|
|
|
&err_count);
|
2014-09-03 17:27:54 +02:00
|
|
|
edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, err_count,
|
|
|
|
err_addr >> PAGE_SHIFT,
|
|
|
|
err_addr & ~PAGE_MASK, 0,
|
|
|
|
0, 0, -1, mci->ctl_name, "");
|
2015-06-04 16:28:47 +02:00
|
|
|
/* Clear IRQ to resume */
|
|
|
|
regmap_write(drvdata->mc_vbase, priv->ecc_irq_clr_offset,
|
|
|
|
priv->ecc_irq_clr_mask);
|
2014-09-03 17:27:54 +02:00
|
|
|
|
2015-06-04 16:28:47 +02:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
return IRQ_NONE;
|
2014-09-03 17:27:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static ssize_t altr_sdr_mc_err_inject_write(struct file *file,
|
|
|
|
const char __user *data,
|
|
|
|
size_t count, loff_t *ppos)
|
|
|
|
{
|
|
|
|
struct mem_ctl_info *mci = file->private_data;
|
|
|
|
struct altr_sdram_mc_data *drvdata = mci->pvt_info;
|
2015-06-04 16:28:46 +02:00
|
|
|
const struct altr_sdram_prv_data *priv = drvdata->data;
|
2014-09-03 17:27:54 +02:00
|
|
|
u32 *ptemp;
|
|
|
|
dma_addr_t dma_handle;
|
|
|
|
u32 reg, read_reg;
|
|
|
|
|
|
|
|
ptemp = dma_alloc_coherent(mci->pdev, 16, &dma_handle, GFP_KERNEL);
|
|
|
|
if (!ptemp) {
|
|
|
|
dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Inject: Buffer Allocation error\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
regmap_read(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
|
|
|
|
&read_reg);
|
|
|
|
read_reg &= ~(priv->ce_set_mask | priv->ue_set_mask);
|
2014-09-03 17:27:54 +02:00
|
|
|
|
|
|
|
/* Error are injected by writing a word while the SBE or DBE
|
|
|
|
* bit in the CTLCFG register is set. Reading the word will
|
|
|
|
* trigger the SBE or DBE error and the corresponding IRQ.
|
|
|
|
*/
|
|
|
|
if (count == 3) {
|
|
|
|
edac_printk(KERN_ALERT, EDAC_MC,
|
|
|
|
"Inject Double bit error\n");
|
2015-06-04 16:28:46 +02:00
|
|
|
regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
|
|
|
|
(read_reg | priv->ue_set_mask));
|
2014-09-03 17:27:54 +02:00
|
|
|
} else {
|
|
|
|
edac_printk(KERN_ALERT, EDAC_MC,
|
|
|
|
"Inject Single bit error\n");
|
2015-06-04 16:28:46 +02:00
|
|
|
regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset,
|
|
|
|
(read_reg | priv->ce_set_mask));
|
2014-09-03 17:27:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
ptemp[0] = 0x5A5A5A5A;
|
|
|
|
ptemp[1] = 0xA5A5A5A5;
|
|
|
|
|
|
|
|
/* Clear the error injection bits */
|
2015-06-04 16:28:46 +02:00
|
|
|
regmap_write(drvdata->mc_vbase, priv->ce_ue_trgr_offset, read_reg);
|
2014-09-03 17:27:54 +02:00
|
|
|
/* Ensure it has been written out */
|
|
|
|
wmb();
|
|
|
|
|
|
|
|
/*
|
|
|
|
* To trigger the error, we need to read the data back
|
|
|
|
* (the data was written with errors above).
|
|
|
|
* The ACCESS_ONCE macros and printk are used to prevent the
|
|
|
|
* the compiler optimizing these reads out.
|
|
|
|
*/
|
|
|
|
reg = ACCESS_ONCE(ptemp[0]);
|
|
|
|
read_reg = ACCESS_ONCE(ptemp[1]);
|
|
|
|
/* Force Read */
|
|
|
|
rmb();
|
|
|
|
|
|
|
|
edac_printk(KERN_ALERT, EDAC_MC, "Read Data [0x%X, 0x%X]\n",
|
|
|
|
reg, read_reg);
|
|
|
|
|
|
|
|
dma_free_coherent(mci->pdev, 16, ptemp, dma_handle);
|
|
|
|
|
|
|
|
return count;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct file_operations altr_sdr_mc_debug_inject_fops = {
|
|
|
|
.open = simple_open,
|
|
|
|
.write = altr_sdr_mc_err_inject_write,
|
|
|
|
.llseek = generic_file_llseek,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void altr_sdr_mc_create_debugfs_nodes(struct mem_ctl_info *mci)
|
|
|
|
{
|
2015-09-22 12:27:29 +02:00
|
|
|
if (!IS_ENABLED(CONFIG_EDAC_DEBUG))
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (!mci->debugfs)
|
|
|
|
return;
|
|
|
|
|
|
|
|
edac_debugfs_create_file("inject_ctrl", S_IWUSR, mci->debugfs, mci,
|
|
|
|
&altr_sdr_mc_debug_inject_fops);
|
2014-09-03 17:27:54 +02:00
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:45 +02:00
|
|
|
/* Get total memory size from Open Firmware DTB */
|
|
|
|
static unsigned long get_total_mem(void)
|
2014-09-03 17:27:54 +02:00
|
|
|
{
|
2015-06-04 16:28:45 +02:00
|
|
|
struct device_node *np = NULL;
|
|
|
|
const unsigned int *reg, *reg_end;
|
|
|
|
int len, sw, aw;
|
|
|
|
unsigned long start, size, total_mem = 0;
|
|
|
|
|
|
|
|
for_each_node_by_type(np, "memory") {
|
|
|
|
aw = of_n_addr_cells(np);
|
|
|
|
sw = of_n_size_cells(np);
|
|
|
|
reg = (const unsigned int *)of_get_property(np, "reg", &len);
|
|
|
|
reg_end = reg + (len / sizeof(u32));
|
|
|
|
|
|
|
|
total_mem = 0;
|
|
|
|
do {
|
|
|
|
start = of_read_number(reg, aw);
|
|
|
|
reg += aw;
|
|
|
|
size = of_read_number(reg, sw);
|
|
|
|
reg += sw;
|
|
|
|
total_mem += size;
|
|
|
|
} while (reg < reg_end);
|
|
|
|
}
|
|
|
|
edac_dbg(0, "total_mem 0x%lx\n", total_mem);
|
|
|
|
return total_mem;
|
2014-09-03 17:27:54 +02:00
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
static const struct of_device_id altr_sdram_ctrl_of_match[] = {
|
|
|
|
{ .compatible = "altr,sdram-edac", .data = (void *)&c5_data},
|
2015-06-04 16:28:47 +02:00
|
|
|
{ .compatible = "altr,sdram-edac-a10", .data = (void *)&a10_data},
|
2015-06-04 16:28:46 +02:00
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, altr_sdram_ctrl_of_match);
|
|
|
|
|
2015-06-04 16:28:47 +02:00
|
|
|
static int a10_init(struct regmap *mc_vbase)
|
|
|
|
{
|
|
|
|
if (regmap_update_bits(mc_vbase, A10_INTMODE_OFST,
|
|
|
|
A10_INTMODE_SB_INT, A10_INTMODE_SB_INT)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Error setting SB IRQ mode\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (regmap_write(mc_vbase, A10_SERRCNTREG_OFST, 1)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Error setting trigger count\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int a10_unmask_irq(struct platform_device *pdev, u32 mask)
|
|
|
|
{
|
|
|
|
void __iomem *sm_base;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
if (!request_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32),
|
|
|
|
dev_name(&pdev->dev))) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Unable to request mem region\n");
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
sm_base = ioremap(A10_SYMAN_INTMASK_CLR, sizeof(u32));
|
|
|
|
if (!sm_base) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Unable to ioremap device\n");
|
|
|
|
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto release;
|
|
|
|
}
|
|
|
|
|
|
|
|
iowrite32(mask, sm_base);
|
|
|
|
|
|
|
|
iounmap(sm_base);
|
|
|
|
|
|
|
|
release:
|
|
|
|
release_mem_region(A10_SYMAN_INTMASK_CLR, sizeof(u32));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
static int altr_sdram_probe(struct platform_device *pdev)
|
|
|
|
{
|
2015-06-04 16:28:46 +02:00
|
|
|
const struct of_device_id *id;
|
2014-09-03 17:27:54 +02:00
|
|
|
struct edac_mc_layer layers[2];
|
|
|
|
struct mem_ctl_info *mci;
|
|
|
|
struct altr_sdram_mc_data *drvdata;
|
2015-06-04 16:28:46 +02:00
|
|
|
const struct altr_sdram_prv_data *priv;
|
2014-09-03 17:27:54 +02:00
|
|
|
struct regmap *mc_vbase;
|
|
|
|
struct dimm_info *dimm;
|
2015-06-04 16:28:46 +02:00
|
|
|
u32 read_reg;
|
2015-06-04 16:28:47 +02:00
|
|
|
int irq, irq2, res = 0;
|
|
|
|
unsigned long mem_size, irqflags = 0;
|
2015-06-04 16:28:46 +02:00
|
|
|
|
|
|
|
id = of_match_device(altr_sdram_ctrl_of_match, &pdev->dev);
|
|
|
|
if (!id)
|
|
|
|
return -ENODEV;
|
2014-09-03 17:27:54 +02:00
|
|
|
|
|
|
|
/* Grab the register range from the sdr controller in device tree */
|
|
|
|
mc_vbase = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
|
|
|
|
"altr,sdr-syscon");
|
|
|
|
if (IS_ERR(mc_vbase)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"regmap for altr,sdr-syscon lookup failed.\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
/* Check specific dependencies for the module */
|
|
|
|
priv = of_match_node(altr_sdram_ctrl_of_match,
|
|
|
|
pdev->dev.of_node)->data;
|
|
|
|
|
|
|
|
/* Validate the SDRAM controller has ECC enabled */
|
|
|
|
if (regmap_read(mc_vbase, priv->ecc_ctrl_offset, &read_reg) ||
|
|
|
|
((read_reg & priv->ecc_ctl_en_mask) != priv->ecc_ctl_en_mask)) {
|
2014-09-03 17:27:54 +02:00
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"No ECC/ECC disabled [0x%08X]\n", read_reg);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Grab memory size from device tree. */
|
2015-06-04 16:28:45 +02:00
|
|
|
mem_size = get_total_mem();
|
2014-09-03 17:27:54 +02:00
|
|
|
if (!mem_size) {
|
2015-06-04 16:28:45 +02:00
|
|
|
edac_printk(KERN_ERR, EDAC_MC, "Unable to calculate memory size\n");
|
2014-09-03 17:27:54 +02:00
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
/* Ensure the SDRAM Interrupt is disabled */
|
|
|
|
if (regmap_update_bits(mc_vbase, priv->ecc_irq_en_offset,
|
|
|
|
priv->ecc_irq_en_mask, 0)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Error disabling SDRAM ECC IRQ\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Toggle to clear the SDRAM Error count */
|
|
|
|
if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
|
|
|
|
priv->ecc_cnt_rst_mask,
|
|
|
|
priv->ecc_cnt_rst_mask)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Error clearing SDRAM ECC count\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (regmap_update_bits(mc_vbase, priv->ecc_cnt_rst_offset,
|
|
|
|
priv->ecc_cnt_rst_mask, 0)) {
|
2014-09-03 17:27:54 +02:00
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
2015-06-04 16:28:46 +02:00
|
|
|
"Error clearing SDRAM ECC count\n");
|
2014-09-03 17:27:54 +02:00
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
irq = platform_get_irq(pdev, 0);
|
|
|
|
if (irq < 0) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"No irq %d in DT\n", irq);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:47 +02:00
|
|
|
/* Arria10 has a 2nd IRQ */
|
|
|
|
irq2 = platform_get_irq(pdev, 1);
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
|
|
|
|
layers[0].size = 1;
|
|
|
|
layers[0].is_virt_csrow = true;
|
|
|
|
layers[1].type = EDAC_MC_LAYER_CHANNEL;
|
|
|
|
layers[1].size = 1;
|
|
|
|
layers[1].is_virt_csrow = false;
|
|
|
|
mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers,
|
|
|
|
sizeof(struct altr_sdram_mc_data));
|
|
|
|
if (!mci)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
mci->pdev = &pdev->dev;
|
|
|
|
drvdata = mci->pvt_info;
|
|
|
|
drvdata->mc_vbase = mc_vbase;
|
2015-06-04 16:28:46 +02:00
|
|
|
drvdata->data = priv;
|
2014-09-03 17:27:54 +02:00
|
|
|
platform_set_drvdata(pdev, mci);
|
|
|
|
|
|
|
|
if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL)) {
|
2015-06-04 16:28:46 +02:00
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"Unable to get managed device resource\n");
|
2014-09-03 17:27:54 +02:00
|
|
|
res = -ENOMEM;
|
|
|
|
goto free;
|
|
|
|
}
|
|
|
|
|
|
|
|
mci->mtype_cap = MEM_FLAG_DDR3;
|
|
|
|
mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED;
|
|
|
|
mci->edac_cap = EDAC_FLAG_SECDED;
|
|
|
|
mci->mod_name = EDAC_MOD_STR;
|
|
|
|
mci->mod_ver = EDAC_VERSION;
|
|
|
|
mci->ctl_name = dev_name(&pdev->dev);
|
|
|
|
mci->scrub_mode = SCRUB_SW_SRC;
|
|
|
|
mci->dev_name = dev_name(&pdev->dev);
|
|
|
|
|
|
|
|
dimm = *mci->dimms;
|
|
|
|
dimm->nr_pages = ((mem_size - 1) >> PAGE_SHIFT) + 1;
|
|
|
|
dimm->grain = 8;
|
|
|
|
dimm->dtype = DEV_X8;
|
|
|
|
dimm->mtype = MEM_DDR3;
|
|
|
|
dimm->edac_mode = EDAC_SECDED;
|
|
|
|
|
|
|
|
res = edac_mc_add_mc(mci);
|
|
|
|
if (res < 0)
|
|
|
|
goto err;
|
|
|
|
|
2015-06-04 16:28:47 +02:00
|
|
|
/* Only the Arria10 has separate IRQs */
|
|
|
|
if (irq2 > 0) {
|
|
|
|
/* Arria10 specific initialization */
|
|
|
|
res = a10_init(mc_vbase);
|
|
|
|
if (res < 0)
|
|
|
|
goto err2;
|
|
|
|
|
|
|
|
res = devm_request_irq(&pdev->dev, irq2,
|
|
|
|
altr_sdram_mc_err_handler,
|
|
|
|
IRQF_SHARED, dev_name(&pdev->dev), mci);
|
|
|
|
if (res < 0) {
|
|
|
|
edac_mc_printk(mci, KERN_ERR,
|
|
|
|
"Unable to request irq %d\n", irq2);
|
|
|
|
res = -ENODEV;
|
|
|
|
goto err2;
|
|
|
|
}
|
|
|
|
|
|
|
|
res = a10_unmask_irq(pdev, A10_DDR0_IRQ_MASK);
|
|
|
|
if (res < 0)
|
|
|
|
goto err2;
|
|
|
|
|
|
|
|
irqflags = IRQF_SHARED;
|
|
|
|
}
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
res = devm_request_irq(&pdev->dev, irq, altr_sdram_mc_err_handler,
|
2015-06-04 16:28:47 +02:00
|
|
|
irqflags, dev_name(&pdev->dev), mci);
|
2014-09-03 17:27:54 +02:00
|
|
|
if (res < 0) {
|
|
|
|
edac_mc_printk(mci, KERN_ERR,
|
|
|
|
"Unable to request irq %d\n", irq);
|
|
|
|
res = -ENODEV;
|
|
|
|
goto err2;
|
|
|
|
}
|
|
|
|
|
2015-06-04 16:28:46 +02:00
|
|
|
/* Infrastructure ready - enable the IRQ */
|
|
|
|
if (regmap_update_bits(drvdata->mc_vbase, priv->ecc_irq_en_offset,
|
|
|
|
priv->ecc_irq_en_mask, priv->ecc_irq_en_mask)) {
|
2014-09-03 17:27:54 +02:00
|
|
|
edac_mc_printk(mci, KERN_ERR,
|
|
|
|
"Error enabling SDRAM ECC IRQ\n");
|
|
|
|
res = -ENODEV;
|
|
|
|
goto err2;
|
|
|
|
}
|
|
|
|
|
|
|
|
altr_sdr_mc_create_debugfs_nodes(mci);
|
|
|
|
|
|
|
|
devres_close_group(&pdev->dev, NULL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err2:
|
|
|
|
edac_mc_del_mc(&pdev->dev);
|
|
|
|
err:
|
|
|
|
devres_release_group(&pdev->dev, NULL);
|
|
|
|
free:
|
|
|
|
edac_mc_free(mci);
|
|
|
|
edac_printk(KERN_ERR, EDAC_MC,
|
|
|
|
"EDAC Probe Failed; Error %d\n", res);
|
|
|
|
|
|
|
|
return res;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int altr_sdram_remove(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct mem_ctl_info *mci = platform_get_drvdata(pdev);
|
|
|
|
|
|
|
|
edac_mc_del_mc(&pdev->dev);
|
|
|
|
edac_mc_free(mci);
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2015-06-05 15:49:15 +02:00
|
|
|
/*
|
|
|
|
* If you want to suspend, need to disable EDAC by removing it
|
|
|
|
* from the device tree or defconfig.
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
static int altr_sdram_prepare(struct device *dev)
|
|
|
|
{
|
|
|
|
pr_err("Suspend not allowed when EDAC is enabled.\n");
|
|
|
|
|
|
|
|
return -EPERM;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct dev_pm_ops altr_sdram_pm_ops = {
|
|
|
|
.prepare = altr_sdram_prepare,
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
static struct platform_driver altr_sdram_edac_driver = {
|
|
|
|
.probe = altr_sdram_probe,
|
|
|
|
.remove = altr_sdram_remove,
|
|
|
|
.driver = {
|
|
|
|
.name = "altr_sdram_edac",
|
2015-06-05 15:49:15 +02:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
.pm = &altr_sdram_pm_ops,
|
|
|
|
#endif
|
2014-09-03 17:27:54 +02:00
|
|
|
.of_match_table = altr_sdram_ctrl_of_match,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
module_platform_driver(altr_sdram_edac_driver);
|
|
|
|
|
2016-02-10 20:26:21 +01:00
|
|
|
/************************* EDAC Parent Probe *************************/
|
|
|
|
|
|
|
|
static const struct of_device_id altr_edac_device_of_match[];
|
|
|
|
|
|
|
|
static const struct of_device_id altr_edac_of_match[] = {
|
|
|
|
{ .compatible = "altr,socfpga-ecc-manager" },
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, altr_edac_of_match);
|
|
|
|
|
|
|
|
static int altr_edac_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
of_platform_populate(pdev->dev.of_node, altr_edac_device_of_match,
|
|
|
|
NULL, &pdev->dev);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver altr_edac_driver = {
|
|
|
|
.probe = altr_edac_probe,
|
|
|
|
.driver = {
|
|
|
|
.name = "socfpga_ecc_manager",
|
|
|
|
.of_match_table = altr_edac_of_match,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
module_platform_driver(altr_edac_driver);
|
|
|
|
|
|
|
|
/************************* EDAC Device Functions *************************/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* EDAC Device Functions (shared between various IPs).
|
|
|
|
* The discrete memories use the EDAC Device framework. The probe
|
|
|
|
* and error handling functions are very similar between memories
|
|
|
|
* so they are shared. The memory allocation and freeing for EDAC
|
|
|
|
* trigger testing are different for each memory.
|
|
|
|
*/
|
|
|
|
|
|
|
|
const struct edac_device_prv_data ocramecc_data;
|
|
|
|
const struct edac_device_prv_data l2ecc_data;
|
|
|
|
|
|
|
|
struct edac_device_prv_data {
|
|
|
|
int (*setup)(struct platform_device *pdev, void __iomem *base);
|
|
|
|
int ce_clear_mask;
|
|
|
|
int ue_clear_mask;
|
|
|
|
char dbgfs_name[20];
|
|
|
|
void * (*alloc_mem)(size_t size, void **other);
|
|
|
|
void (*free_mem)(void *p, size_t size, void *other);
|
|
|
|
int ecc_enable_mask;
|
|
|
|
int ce_set_mask;
|
|
|
|
int ue_set_mask;
|
|
|
|
int trig_alloc_sz;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct altr_edac_device_dev {
|
|
|
|
void __iomem *base;
|
|
|
|
int sb_irq;
|
|
|
|
int db_irq;
|
|
|
|
const struct edac_device_prv_data *data;
|
|
|
|
struct dentry *debugfs_dir;
|
|
|
|
char *edac_dev_name;
|
|
|
|
};
|
|
|
|
|
|
|
|
static irqreturn_t altr_edac_device_handler(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
irqreturn_t ret_value = IRQ_NONE;
|
|
|
|
struct edac_device_ctl_info *dci = dev_id;
|
|
|
|
struct altr_edac_device_dev *drvdata = dci->pvt_info;
|
|
|
|
const struct edac_device_prv_data *priv = drvdata->data;
|
|
|
|
|
|
|
|
if (irq == drvdata->sb_irq) {
|
|
|
|
if (priv->ce_clear_mask)
|
|
|
|
writel(priv->ce_clear_mask, drvdata->base);
|
|
|
|
edac_device_handle_ce(dci, 0, 0, drvdata->edac_dev_name);
|
|
|
|
ret_value = IRQ_HANDLED;
|
|
|
|
} else if (irq == drvdata->db_irq) {
|
|
|
|
if (priv->ue_clear_mask)
|
|
|
|
writel(priv->ue_clear_mask, drvdata->base);
|
|
|
|
edac_device_handle_ue(dci, 0, 0, drvdata->edac_dev_name);
|
|
|
|
panic("\nEDAC:ECC_DEVICE[Uncorrectable errors]\n");
|
|
|
|
ret_value = IRQ_HANDLED;
|
|
|
|
} else {
|
|
|
|
WARN_ON(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret_value;
|
|
|
|
}
|
|
|
|
|
|
|
|
static ssize_t altr_edac_device_trig(struct file *file,
|
|
|
|
const char __user *user_buf,
|
|
|
|
size_t count, loff_t *ppos)
|
|
|
|
|
|
|
|
{
|
|
|
|
u32 *ptemp, i, error_mask;
|
|
|
|
int result = 0;
|
|
|
|
u8 trig_type;
|
|
|
|
unsigned long flags;
|
|
|
|
struct edac_device_ctl_info *edac_dci = file->private_data;
|
|
|
|
struct altr_edac_device_dev *drvdata = edac_dci->pvt_info;
|
|
|
|
const struct edac_device_prv_data *priv = drvdata->data;
|
|
|
|
void *generic_ptr = edac_dci->dev;
|
|
|
|
|
|
|
|
if (!user_buf || get_user(trig_type, user_buf))
|
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
if (!priv->alloc_mem)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Note that generic_ptr is initialized to the device * but in
|
|
|
|
* some alloc_functions, this is overridden and returns data.
|
|
|
|
*/
|
|
|
|
ptemp = priv->alloc_mem(priv->trig_alloc_sz, &generic_ptr);
|
|
|
|
if (!ptemp) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"Inject: Buffer Allocation error\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (trig_type == ALTR_UE_TRIGGER_CHAR)
|
|
|
|
error_mask = priv->ue_set_mask;
|
|
|
|
else
|
|
|
|
error_mask = priv->ce_set_mask;
|
|
|
|
|
|
|
|
edac_printk(KERN_ALERT, EDAC_DEVICE,
|
|
|
|
"Trigger Error Mask (0x%X)\n", error_mask);
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
/* write ECC corrupted data out. */
|
|
|
|
for (i = 0; i < (priv->trig_alloc_sz / sizeof(*ptemp)); i++) {
|
|
|
|
/* Read data so we're in the correct state */
|
|
|
|
rmb();
|
|
|
|
if (ACCESS_ONCE(ptemp[i]))
|
|
|
|
result = -1;
|
|
|
|
/* Toggle Error bit (it is latched), leave ECC enabled */
|
|
|
|
writel(error_mask, drvdata->base);
|
|
|
|
writel(priv->ecc_enable_mask, drvdata->base);
|
|
|
|
ptemp[i] = i;
|
|
|
|
}
|
|
|
|
/* Ensure it has been written out */
|
|
|
|
wmb();
|
|
|
|
local_irq_restore(flags);
|
|
|
|
|
|
|
|
if (result)
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE, "Mem Not Cleared\n");
|
|
|
|
|
|
|
|
/* Read out written data. ECC error caused here */
|
|
|
|
for (i = 0; i < ALTR_TRIGGER_READ_WRD_CNT; i++)
|
|
|
|
if (ACCESS_ONCE(ptemp[i]) != i)
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"Read doesn't match written data\n");
|
|
|
|
|
|
|
|
if (priv->free_mem)
|
|
|
|
priv->free_mem(ptemp, priv->trig_alloc_sz, generic_ptr);
|
|
|
|
|
|
|
|
return count;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct file_operations altr_edac_device_inject_fops = {
|
|
|
|
.open = simple_open,
|
|
|
|
.write = altr_edac_device_trig,
|
|
|
|
.llseek = generic_file_llseek,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void altr_create_edacdev_dbgfs(struct edac_device_ctl_info *edac_dci,
|
|
|
|
const struct edac_device_prv_data *priv)
|
|
|
|
{
|
|
|
|
struct altr_edac_device_dev *drvdata = edac_dci->pvt_info;
|
|
|
|
|
|
|
|
if (!IS_ENABLED(CONFIG_EDAC_DEBUG))
|
|
|
|
return;
|
|
|
|
|
|
|
|
drvdata->debugfs_dir = edac_debugfs_create_dir(drvdata->edac_dev_name);
|
|
|
|
if (!drvdata->debugfs_dir)
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (!edac_debugfs_create_file(priv->dbgfs_name, S_IWUSR,
|
|
|
|
drvdata->debugfs_dir, edac_dci,
|
|
|
|
&altr_edac_device_inject_fops))
|
|
|
|
debugfs_remove_recursive(drvdata->debugfs_dir);
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct of_device_id altr_edac_device_of_match[] = {
|
|
|
|
#ifdef CONFIG_EDAC_ALTERA_L2C
|
|
|
|
{ .compatible = "altr,socfpga-l2-ecc", .data = (void *)&l2ecc_data },
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_EDAC_ALTERA_OCRAM
|
|
|
|
{ .compatible = "altr,socfpga-ocram-ecc",
|
|
|
|
.data = (void *)&ocramecc_data },
|
|
|
|
#endif
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, altr_edac_device_of_match);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* altr_edac_device_probe()
|
|
|
|
* This is a generic EDAC device driver that will support
|
|
|
|
* various Altera memory devices such as the L2 cache ECC and
|
|
|
|
* OCRAM ECC as well as the memories for other peripherals.
|
|
|
|
* Module specific initialization is done by passing the
|
|
|
|
* function index in the device tree.
|
|
|
|
*/
|
|
|
|
static int altr_edac_device_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct edac_device_ctl_info *dci;
|
|
|
|
struct altr_edac_device_dev *drvdata;
|
|
|
|
struct resource *r;
|
|
|
|
int res = 0;
|
|
|
|
struct device_node *np = pdev->dev.of_node;
|
|
|
|
char *ecc_name = (char *)np->name;
|
|
|
|
static int dev_instance;
|
|
|
|
|
|
|
|
if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL)) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"Unable to open devm\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!r) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"Unable to get mem resource\n");
|
|
|
|
res = -ENODEV;
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!devm_request_mem_region(&pdev->dev, r->start, resource_size(r),
|
|
|
|
dev_name(&pdev->dev))) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"%s:Error requesting mem region\n", ecc_name);
|
|
|
|
res = -EBUSY;
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
|
|
|
dci = edac_device_alloc_ctl_info(sizeof(*drvdata), ecc_name,
|
|
|
|
1, ecc_name, 1, 0, NULL, 0,
|
|
|
|
dev_instance++);
|
|
|
|
|
|
|
|
if (!dci) {
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"%s: Unable to allocate EDAC device\n", ecc_name);
|
|
|
|
res = -ENOMEM;
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
|
|
|
drvdata = dci->pvt_info;
|
|
|
|
dci->dev = &pdev->dev;
|
|
|
|
platform_set_drvdata(pdev, dci);
|
|
|
|
drvdata->edac_dev_name = ecc_name;
|
|
|
|
|
|
|
|
drvdata->base = devm_ioremap(&pdev->dev, r->start, resource_size(r));
|
|
|
|
if (!drvdata->base)
|
|
|
|
goto fail1;
|
|
|
|
|
|
|
|
/* Get driver specific data for this EDAC device */
|
|
|
|
drvdata->data = of_match_node(altr_edac_device_of_match, np)->data;
|
|
|
|
|
|
|
|
/* Check specific dependencies for the module */
|
|
|
|
if (drvdata->data->setup) {
|
|
|
|
res = drvdata->data->setup(pdev, drvdata->base);
|
|
|
|
if (res)
|
|
|
|
goto fail1;
|
|
|
|
}
|
|
|
|
|
|
|
|
drvdata->sb_irq = platform_get_irq(pdev, 0);
|
|
|
|
res = devm_request_irq(&pdev->dev, drvdata->sb_irq,
|
|
|
|
altr_edac_device_handler,
|
|
|
|
0, dev_name(&pdev->dev), dci);
|
|
|
|
if (res)
|
|
|
|
goto fail1;
|
|
|
|
|
|
|
|
drvdata->db_irq = platform_get_irq(pdev, 1);
|
|
|
|
res = devm_request_irq(&pdev->dev, drvdata->db_irq,
|
|
|
|
altr_edac_device_handler,
|
|
|
|
0, dev_name(&pdev->dev), dci);
|
|
|
|
if (res)
|
|
|
|
goto fail1;
|
|
|
|
|
|
|
|
dci->mod_name = "Altera ECC Manager";
|
|
|
|
dci->dev_name = drvdata->edac_dev_name;
|
|
|
|
|
|
|
|
res = edac_device_add_device(dci);
|
|
|
|
if (res)
|
|
|
|
goto fail1;
|
|
|
|
|
|
|
|
altr_create_edacdev_dbgfs(dci, drvdata->data);
|
|
|
|
|
|
|
|
devres_close_group(&pdev->dev, NULL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail1:
|
|
|
|
edac_device_free_ctl_info(dci);
|
|
|
|
fail:
|
|
|
|
devres_release_group(&pdev->dev, NULL);
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"%s:Error setting up EDAC device: %d\n", ecc_name, res);
|
|
|
|
|
|
|
|
return res;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int altr_edac_device_remove(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct edac_device_ctl_info *dci = platform_get_drvdata(pdev);
|
|
|
|
struct altr_edac_device_dev *drvdata = dci->pvt_info;
|
|
|
|
|
|
|
|
debugfs_remove_recursive(drvdata->debugfs_dir);
|
|
|
|
edac_device_del_device(&pdev->dev);
|
|
|
|
edac_device_free_ctl_info(dci);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver altr_edac_device_driver = {
|
|
|
|
.probe = altr_edac_device_probe,
|
|
|
|
.remove = altr_edac_device_remove,
|
|
|
|
.driver = {
|
|
|
|
.name = "altr_edac_device",
|
|
|
|
.of_match_table = altr_edac_device_of_match,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
module_platform_driver(altr_edac_device_driver);
|
|
|
|
|
|
|
|
/*********************** OCRAM EDAC Device Functions *********************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_EDAC_ALTERA_OCRAM
|
|
|
|
|
|
|
|
static void *ocram_alloc_mem(size_t size, void **other)
|
|
|
|
{
|
|
|
|
struct device_node *np;
|
|
|
|
struct gen_pool *gp;
|
|
|
|
void *sram_addr;
|
|
|
|
|
|
|
|
np = of_find_compatible_node(NULL, NULL, "altr,socfpga-ocram-ecc");
|
|
|
|
if (!np)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
gp = of_gen_pool_get(np, "iram", 0);
|
|
|
|
of_node_put(np);
|
|
|
|
if (!gp)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
sram_addr = (void *)gen_pool_alloc(gp, size);
|
|
|
|
if (!sram_addr)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
memset(sram_addr, 0, size);
|
|
|
|
/* Ensure data is written out */
|
|
|
|
wmb();
|
|
|
|
|
|
|
|
/* Remember this handle for freeing later */
|
|
|
|
*other = gp;
|
|
|
|
|
|
|
|
return sram_addr;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ocram_free_mem(void *p, size_t size, void *other)
|
|
|
|
{
|
|
|
|
gen_pool_free((struct gen_pool *)other, (u32)p, size);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* altr_ocram_check_deps()
|
|
|
|
* Test for OCRAM cache ECC dependencies upon entry because
|
|
|
|
* platform specific startup should have initialized the
|
|
|
|
* On-Chip RAM memory and enabled the ECC.
|
|
|
|
* Can't turn on ECC here because accessing un-initialized
|
|
|
|
* memory will cause CE/UE errors possibly causing an ABORT.
|
|
|
|
*/
|
|
|
|
static int altr_ocram_check_deps(struct platform_device *pdev,
|
|
|
|
void __iomem *base)
|
|
|
|
{
|
|
|
|
if (readl(base) & ALTR_OCR_ECC_EN)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"OCRAM: No ECC present or ECC disabled.\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
const struct edac_device_prv_data ocramecc_data = {
|
|
|
|
.setup = altr_ocram_check_deps,
|
|
|
|
.ce_clear_mask = (ALTR_OCR_ECC_EN | ALTR_OCR_ECC_SERR),
|
|
|
|
.ue_clear_mask = (ALTR_OCR_ECC_EN | ALTR_OCR_ECC_DERR),
|
|
|
|
.dbgfs_name = "altr_ocram_trigger",
|
|
|
|
.alloc_mem = ocram_alloc_mem,
|
|
|
|
.free_mem = ocram_free_mem,
|
|
|
|
.ecc_enable_mask = ALTR_OCR_ECC_EN,
|
|
|
|
.ce_set_mask = (ALTR_OCR_ECC_EN | ALTR_OCR_ECC_INJS),
|
|
|
|
.ue_set_mask = (ALTR_OCR_ECC_EN | ALTR_OCR_ECC_INJD),
|
|
|
|
.trig_alloc_sz = ALTR_TRIG_OCRAM_BYTE_SIZE,
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif /* CONFIG_EDAC_ALTERA_OCRAM */
|
|
|
|
|
|
|
|
/********************* L2 Cache EDAC Device Functions ********************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_EDAC_ALTERA_L2C
|
|
|
|
|
|
|
|
static void *l2_alloc_mem(size_t size, void **other)
|
|
|
|
{
|
|
|
|
struct device *dev = *other;
|
|
|
|
void *ptemp = devm_kzalloc(dev, size, GFP_KERNEL);
|
|
|
|
|
|
|
|
if (!ptemp)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
/* Make sure everything is written out */
|
|
|
|
wmb();
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Clean all cache levels up to LoC (includes L2)
|
|
|
|
* This ensures the corrupted data is written into
|
|
|
|
* L2 cache for readback test (which causes ECC error).
|
|
|
|
*/
|
|
|
|
flush_cache_all();
|
|
|
|
|
|
|
|
return ptemp;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void l2_free_mem(void *p, size_t size, void *other)
|
|
|
|
{
|
|
|
|
struct device *dev = other;
|
|
|
|
|
|
|
|
if (dev && p)
|
|
|
|
devm_kfree(dev, p);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* altr_l2_check_deps()
|
|
|
|
* Test for L2 cache ECC dependencies upon entry because
|
|
|
|
* platform specific startup should have initialized the L2
|
|
|
|
* memory and enabled the ECC.
|
|
|
|
* Bail if ECC is not enabled.
|
|
|
|
* Note that L2 Cache Enable is forced at build time.
|
|
|
|
*/
|
|
|
|
static int altr_l2_check_deps(struct platform_device *pdev,
|
|
|
|
void __iomem *base)
|
|
|
|
{
|
|
|
|
if (readl(base) & ALTR_L2_ECC_EN)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
edac_printk(KERN_ERR, EDAC_DEVICE,
|
|
|
|
"L2: No ECC present, or ECC disabled\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
const struct edac_device_prv_data l2ecc_data = {
|
|
|
|
.setup = altr_l2_check_deps,
|
|
|
|
.ce_clear_mask = 0,
|
|
|
|
.ue_clear_mask = 0,
|
|
|
|
.dbgfs_name = "altr_l2_trigger",
|
|
|
|
.alloc_mem = l2_alloc_mem,
|
|
|
|
.free_mem = l2_free_mem,
|
|
|
|
.ecc_enable_mask = ALTR_L2_ECC_EN,
|
|
|
|
.ce_set_mask = (ALTR_L2_ECC_EN | ALTR_L2_ECC_INJS),
|
|
|
|
.ue_set_mask = (ALTR_L2_ECC_EN | ALTR_L2_ECC_INJD),
|
|
|
|
.trig_alloc_sz = ALTR_TRIG_L2C_BYTE_SIZE,
|
|
|
|
};
|
|
|
|
|
|
|
|
#endif /* CONFIG_EDAC_ALTERA_L2C */
|
|
|
|
|
2014-09-03 17:27:54 +02:00
|
|
|
MODULE_LICENSE("GPL v2");
|
|
|
|
MODULE_AUTHOR("Thor Thayer");
|
2016-02-10 20:26:21 +01:00
|
|
|
MODULE_DESCRIPTION("EDAC Driver for Altera Memories");
|