2005-09-07 18:20:27 +02:00
|
|
|
/*
|
2009-05-28 23:16:04 +02:00
|
|
|
* arch/arm/plat-omap/include/mach/serial.h
|
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Texas Instruments
|
2011-11-29 05:31:00 +01:00
|
|
|
* Added OMAP4 support- Santosh Shilimkar <santosh.shilimkar@ti.com>
|
2005-09-07 18:20:27 +02:00
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_SERIAL_H
|
|
|
|
#define __ASM_ARCH_SERIAL_H
|
|
|
|
|
2009-09-03 19:14:02 +02:00
|
|
|
#include <linux/init.h>
|
|
|
|
|
2010-05-01 02:39:19 +02:00
|
|
|
/*
|
2011-08-31 19:57:37 +02:00
|
|
|
* Memory entry used for the DEBUG_LL UART configuration, relative to
|
|
|
|
* start of RAM. See also uncompress.h and debug-macro.S.
|
2010-05-01 02:39:19 +02:00
|
|
|
*
|
|
|
|
* Note that using a memory location for storing the UART configuration
|
|
|
|
* has at least two limitations:
|
|
|
|
*
|
|
|
|
* 1. Kernel uncompress code cannot overlap OMAP_UART_INFO as the
|
|
|
|
* uncompress code could then partially overwrite itself
|
|
|
|
* 2. We assume printascii is called at least once before paging_init,
|
|
|
|
* and addruart has a chance to read OMAP_UART_INFO
|
|
|
|
*/
|
2011-08-31 19:57:37 +02:00
|
|
|
#define OMAP_UART_INFO_OFS 0x3ffc
|
2010-05-01 02:39:19 +02:00
|
|
|
|
2005-09-07 18:20:27 +02:00
|
|
|
/* OMAP2 serial ports */
|
2010-02-15 17:48:53 +01:00
|
|
|
#define OMAP2_UART1_BASE 0x4806a000
|
|
|
|
#define OMAP2_UART2_BASE 0x4806c000
|
|
|
|
#define OMAP2_UART3_BASE 0x4806e000
|
|
|
|
|
2008-10-06 14:49:15 +02:00
|
|
|
/* OMAP3 serial ports */
|
2010-02-15 17:49:01 +01:00
|
|
|
#define OMAP3_UART1_BASE OMAP2_UART1_BASE
|
|
|
|
#define OMAP3_UART2_BASE OMAP2_UART2_BASE
|
2010-02-15 17:48:53 +01:00
|
|
|
#define OMAP3_UART3_BASE 0x49020000
|
|
|
|
#define OMAP3_UART4_BASE 0x49042000 /* Only on 36xx */
|
2011-10-18 20:47:41 +02:00
|
|
|
#define OMAP3_UART4_AM35XX_BASE 0x4809E000 /* Only on AM35xx */
|
2010-02-15 17:48:53 +01:00
|
|
|
|
2009-05-28 23:16:04 +02:00
|
|
|
/* OMAP4 serial ports */
|
2010-02-15 17:49:01 +01:00
|
|
|
#define OMAP4_UART1_BASE OMAP2_UART1_BASE
|
|
|
|
#define OMAP4_UART2_BASE OMAP2_UART2_BASE
|
2010-02-15 17:48:53 +01:00
|
|
|
#define OMAP4_UART3_BASE 0x48020000
|
|
|
|
#define OMAP4_UART4_BASE 0x4806e000
|
|
|
|
|
2011-12-13 19:46:44 +01:00
|
|
|
/* TI81XX serial ports */
|
|
|
|
#define TI81XX_UART1_BASE 0x48020000
|
|
|
|
#define TI81XX_UART2_BASE 0x48022000
|
|
|
|
#define TI81XX_UART3_BASE 0x48024000
|
2011-02-15 18:36:17 +01:00
|
|
|
|
2011-08-09 12:10:12 +02:00
|
|
|
/* AM3505/3517 UART4 */
|
|
|
|
#define AM35XX_UART4_BASE 0x4809E000 /* Only on AM3505/3517 */
|
|
|
|
|
2012-05-10 10:53:01 +02:00
|
|
|
/* AM33XX serial port */
|
|
|
|
#define AM33XX_UART1_BASE 0x44E09000
|
|
|
|
|
2012-06-05 12:51:32 +02:00
|
|
|
/* OMAP5 serial ports */
|
|
|
|
#define OMAP5_UART1_BASE OMAP2_UART1_BASE
|
|
|
|
#define OMAP5_UART2_BASE OMAP2_UART2_BASE
|
|
|
|
#define OMAP5_UART3_BASE OMAP4_UART3_BASE
|
|
|
|
#define OMAP5_UART4_BASE OMAP4_UART4_BASE
|
|
|
|
#define OMAP5_UART5_BASE 0x48066000
|
|
|
|
#define OMAP5_UART6_BASE 0x48068000
|
|
|
|
|
2010-02-15 17:49:01 +01:00
|
|
|
/* External port on Zoom2/3 */
|
|
|
|
#define ZOOM_UART_BASE 0x10000000
|
2010-04-30 21:57:14 +02:00
|
|
|
#define ZOOM_UART_VIRT 0xfa400000
|
2010-02-15 17:49:01 +01:00
|
|
|
|
2010-02-15 17:48:53 +01:00
|
|
|
#define OMAP_PORT_SHIFT 2
|
2010-02-15 17:49:01 +01:00
|
|
|
#define ZOOM_PORT_SHIFT 1
|
2005-09-07 18:20:27 +02:00
|
|
|
|
2008-10-06 14:49:15 +02:00
|
|
|
#define OMAP24XX_BASE_BAUD (48000000/16)
|
2005-09-07 18:20:27 +02:00
|
|
|
|
2010-02-15 17:49:01 +01:00
|
|
|
/*
|
|
|
|
* DEBUG_LL port encoding stored into the UART1 scratchpad register by
|
|
|
|
* decomp_setup in uncompress.h
|
|
|
|
*/
|
|
|
|
#define OMAP2UART1 21
|
|
|
|
#define OMAP2UART2 22
|
|
|
|
#define OMAP2UART3 23
|
|
|
|
#define OMAP3UART1 OMAP2UART1
|
|
|
|
#define OMAP3UART2 OMAP2UART2
|
|
|
|
#define OMAP3UART3 33
|
|
|
|
#define OMAP3UART4 34 /* Only on 36xx */
|
|
|
|
#define OMAP4UART1 OMAP2UART1
|
|
|
|
#define OMAP4UART2 OMAP2UART2
|
|
|
|
#define OMAP4UART3 43
|
|
|
|
#define OMAP4UART4 44
|
2011-12-13 19:46:44 +01:00
|
|
|
#define TI81XXUART1 81
|
|
|
|
#define TI81XXUART2 82
|
|
|
|
#define TI81XXUART3 83
|
2012-05-10 10:53:01 +02:00
|
|
|
#define AM33XXUART1 84
|
2012-06-05 12:51:32 +02:00
|
|
|
#define OMAP5UART3 OMAP4UART3
|
|
|
|
#define OMAP5UART4 OMAP4UART4
|
2010-02-15 17:49:01 +01:00
|
|
|
#define ZOOM_UART 95 /* Only on zoom2/3 */
|
|
|
|
|
OMAP3: PM: UART: disable clocks when idle and off-mode support
This patch allows the UART clocks to be disabled when the OMAP UARTs
are inactive, thus permitting the chip to hit retention in idle.
After the expiration of an activity timer, each UART is allowed to
disable its clocks so the system can enter retention. The activity
timer is (re)activated on any UART interrupt, UART wake event or any
IO pad wakeup. The actual disable of the UART clocks is done in the
'prepare_idle' hook called from the OMAP idle loop.
While the activity timer is active, the smart-idle mode of the UART is
also disabled. This is due to a "feature" of the UART module that
after a UART wakeup, the smart-idle mode may be entered before the
UART has communicated the interrupt, or upon TX, an idle mode may be
entered before the TX FIFOs are emptied.
Upon suspend, the 'prepare_suspend' hook cancels any pending activity
timers and allows the clocks to be disabled immediately.
In addition, upon disabling clocks the UART state is saved in case
of an off-mode transition while clocks are off.
Special thanks to Tero Kristo for the initial ideas and first versions
of UART idle support, and to Jouni Hogander for extra testing and
bugfixes.
Tested on OMAP3 (Beagle, RX51, SDP, EVM) and OMAP2 (n810)
Cc: Tero Kristo <tero.kristo@nokia.com>
Cc: Jouni Hogander <jouni.hogander@nokia.com>
Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
2009-02-04 19:51:40 +01:00
|
|
|
#ifndef __ASSEMBLER__
|
2010-12-23 03:42:35 +01:00
|
|
|
|
|
|
|
struct omap_board_data;
|
2011-11-09 13:03:38 +01:00
|
|
|
struct omap_uart_port_info;
|
2010-12-23 03:42:35 +01:00
|
|
|
|
OMAP3: PM: UART: disable clocks when idle and off-mode support
This patch allows the UART clocks to be disabled when the OMAP UARTs
are inactive, thus permitting the chip to hit retention in idle.
After the expiration of an activity timer, each UART is allowed to
disable its clocks so the system can enter retention. The activity
timer is (re)activated on any UART interrupt, UART wake event or any
IO pad wakeup. The actual disable of the UART clocks is done in the
'prepare_idle' hook called from the OMAP idle loop.
While the activity timer is active, the smart-idle mode of the UART is
also disabled. This is due to a "feature" of the UART module that
after a UART wakeup, the smart-idle mode may be entered before the
UART has communicated the interrupt, or upon TX, an idle mode may be
entered before the TX FIFOs are emptied.
Upon suspend, the 'prepare_suspend' hook cancels any pending activity
timers and allows the clocks to be disabled immediately.
In addition, upon disabling clocks the UART state is saved in case
of an off-mode transition while clocks are off.
Special thanks to Tero Kristo for the initial ideas and first versions
of UART idle support, and to Jouni Hogander for extra testing and
bugfixes.
Tested on OMAP3 (Beagle, RX51, SDP, EVM) and OMAP2 (n810)
Cc: Tero Kristo <tero.kristo@nokia.com>
Cc: Jouni Hogander <jouni.hogander@nokia.com>
Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
2009-02-04 19:51:40 +01:00
|
|
|
extern void omap_serial_init(void);
|
2011-11-09 13:03:38 +01:00
|
|
|
extern void omap_serial_board_init(struct omap_uart_port_info *platform_data);
|
|
|
|
extern void omap_serial_init_port(struct omap_board_data *bdata,
|
|
|
|
struct omap_uart_port_info *platform_data);
|
OMAP3: PM: UART: disable clocks when idle and off-mode support
This patch allows the UART clocks to be disabled when the OMAP UARTs
are inactive, thus permitting the chip to hit retention in idle.
After the expiration of an activity timer, each UART is allowed to
disable its clocks so the system can enter retention. The activity
timer is (re)activated on any UART interrupt, UART wake event or any
IO pad wakeup. The actual disable of the UART clocks is done in the
'prepare_idle' hook called from the OMAP idle loop.
While the activity timer is active, the smart-idle mode of the UART is
also disabled. This is due to a "feature" of the UART module that
after a UART wakeup, the smart-idle mode may be entered before the
UART has communicated the interrupt, or upon TX, an idle mode may be
entered before the TX FIFOs are emptied.
Upon suspend, the 'prepare_suspend' hook cancels any pending activity
timers and allows the clocks to be disabled immediately.
In addition, upon disabling clocks the UART state is saved in case
of an off-mode transition while clocks are off.
Special thanks to Tero Kristo for the initial ideas and first versions
of UART idle support, and to Jouni Hogander for extra testing and
bugfixes.
Tested on OMAP3 (Beagle, RX51, SDP, EVM) and OMAP2 (n810)
Cc: Tero Kristo <tero.kristo@nokia.com>
Cc: Jouni Hogander <jouni.hogander@nokia.com>
Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
2009-02-04 19:51:40 +01:00
|
|
|
#endif
|
|
|
|
|
2005-09-07 18:20:27 +02:00
|
|
|
#endif
|