2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* File: msi.c
|
|
|
|
* Purpose: PCI Message Signaled Interrupt (MSI)
|
|
|
|
*
|
|
|
|
* Copyright (C) 2003-2004 Intel
|
|
|
|
* Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
|
|
|
|
*/
|
|
|
|
|
2006-10-04 11:16:41 +02:00
|
|
|
#include <linux/err.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/proc_fs.h>
|
2006-10-04 11:16:59 +02:00
|
|
|
#include <linux/msi.h>
|
2007-04-27 03:21:38 +02:00
|
|
|
#include <linux/smp.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#include <asm/errno.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
#include "pci.h"
|
|
|
|
#include "msi.h"
|
|
|
|
|
|
|
|
static int pci_msi_enable = 1;
|
|
|
|
|
2007-12-11 23:19:41 +01:00
|
|
|
/* Arch hooks */
|
|
|
|
|
2009-01-19 01:31:00 +01:00
|
|
|
#ifndef arch_msi_check_device
|
|
|
|
int arch_msi_check_device(struct pci_dev *dev, int nvec, int type)
|
2007-12-11 23:19:41 +01:00
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
2009-01-19 01:31:00 +01:00
|
|
|
#endif
|
2007-12-11 23:19:41 +01:00
|
|
|
|
2009-01-19 01:31:00 +01:00
|
|
|
#ifndef arch_setup_msi_irqs
|
|
|
|
int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type)
|
2007-12-11 23:19:41 +01:00
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
|
ret = arch_setup_msi_irq(dev, entry);
|
2009-02-11 12:27:02 +01:00
|
|
|
if (ret < 0)
|
2007-12-11 23:19:41 +01:00
|
|
|
return ret;
|
2009-02-11 12:27:02 +01:00
|
|
|
if (ret > 0)
|
|
|
|
return -ENOSPC;
|
2007-12-11 23:19:41 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2009-01-19 01:31:00 +01:00
|
|
|
#endif
|
2007-12-11 23:19:41 +01:00
|
|
|
|
2009-01-19 01:31:00 +01:00
|
|
|
#ifndef arch_teardown_msi_irqs
|
|
|
|
void arch_teardown_msi_irqs(struct pci_dev *dev)
|
2007-12-11 23:19:41 +01:00
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
|
if (entry->irq != 0)
|
|
|
|
arch_teardown_msi_irq(entry->irq);
|
|
|
|
}
|
|
|
|
}
|
2009-01-19 01:31:00 +01:00
|
|
|
#endif
|
2007-12-11 23:19:41 +01:00
|
|
|
|
2008-05-19 06:48:17 +02:00
|
|
|
static void __msi_set_enable(struct pci_dev *dev, int pos, int enable)
|
2007-03-05 09:30:10 +01:00
|
|
|
{
|
|
|
|
u16 control;
|
|
|
|
|
|
|
|
if (pos) {
|
|
|
|
pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control);
|
|
|
|
control &= ~PCI_MSI_FLAGS_ENABLE;
|
|
|
|
if (enable)
|
|
|
|
control |= PCI_MSI_FLAGS_ENABLE;
|
|
|
|
pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-05-19 06:48:17 +02:00
|
|
|
static void msi_set_enable(struct pci_dev *dev, int enable)
|
|
|
|
{
|
|
|
|
__msi_set_enable(dev, pci_find_capability(dev, PCI_CAP_ID_MSI), enable);
|
|
|
|
}
|
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
static void msix_set_enable(struct pci_dev *dev, int enable)
|
|
|
|
{
|
|
|
|
int pos;
|
|
|
|
u16 control;
|
|
|
|
|
|
|
|
pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
|
|
|
|
if (pos) {
|
|
|
|
pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control);
|
|
|
|
control &= ~PCI_MSIX_FLAGS_ENABLE;
|
|
|
|
if (enable)
|
|
|
|
control |= PCI_MSIX_FLAGS_ENABLE;
|
|
|
|
pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-01-22 01:19:19 +01:00
|
|
|
static inline __attribute_const__ u32 msi_mask(unsigned x)
|
|
|
|
{
|
2009-02-09 04:27:47 +01:00
|
|
|
/* Don't shift by >= width of type */
|
|
|
|
if (x >= 5)
|
|
|
|
return 0xffffffff;
|
|
|
|
return (1 << (1 << x)) - 1;
|
2009-01-22 01:19:19 +01:00
|
|
|
}
|
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
static void msix_flush_writes(struct irq_desc *desc)
|
2007-03-30 20:54:08 +02:00
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
entry = get_irq_desc_msi(desc);
|
2007-03-30 20:54:08 +02:00
|
|
|
BUG_ON(!entry || !entry->dev);
|
2009-03-17 13:54:06 +01:00
|
|
|
if (entry->msi_attrib.is_msix) {
|
2007-03-30 20:54:08 +02:00
|
|
|
int offset = entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE +
|
|
|
|
PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET;
|
|
|
|
readl(entry->mask_base + offset);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-07-25 23:42:58 +02:00
|
|
|
/*
|
|
|
|
* PCI 2.3 does not specify mask bits for each MSI interrupt. Attempting to
|
|
|
|
* mask all MSI interrupts by clearing the MSI enable bit does not work
|
|
|
|
* reliably as devices without an INTx disable bit will then generate a
|
|
|
|
* level IRQ which will never be cleared.
|
|
|
|
*
|
|
|
|
* Returns 1 if it succeeded in masking the interrupt and 0 if the device
|
|
|
|
* doesn't support MSI masking.
|
|
|
|
*/
|
2008-12-06 03:58:34 +01:00
|
|
|
static int msi_set_mask_bits(struct irq_desc *desc, u32 mask, u32 flag)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
entry = get_irq_desc_msi(desc);
|
2006-10-04 11:16:57 +02:00
|
|
|
BUG_ON(!entry || !entry->dev);
|
2009-03-17 13:54:06 +01:00
|
|
|
if (entry->msi_attrib.is_msix) {
|
2005-04-17 00:20:36 +02:00
|
|
|
int offset = entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE +
|
|
|
|
PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET;
|
|
|
|
writel(flag, entry->mask_base + offset);
|
[PATCH] msi: synchronously mask and unmask msi-x irqs.
This is a simplified and actually more comprehensive form of a bug
fix from Mitch Williams <mitch.a.williams@intel.com>.
When we mask or unmask a msi-x irqs the writes may be posted because
we are writing to memory mapped region. This means the mask and
unmask don't happen immediately but at some unspecified time in the
future. Which is out of sync with how the mask/unmask logic work
for ioapic irqs.
The practical result is that we get very subtle and hard to track down
irq migration bugs.
This patch performs a read flush after writes to the MSI-X table for mask
and unmask operations. Since the SMP affinity is set while the interrupt
is masked, and since it's unmasked immediately after, no additional flushes
are required in the various affinity setting routines.
The testing by Mitch Williams on his especially problematic system should
still be valid as I have only simplified the code, not changed the
functionality.
We currently have 7 drivers: cciss, mthca, cxgb3, forceth, s2io,
pcie/portdrv_core, and qla2xxx in 2.6.21 that are affected by this
problem when the hardware they driver is plugged into the right slot.
Given the difficulty of reproducing this bug and tracing it down to
anything that even remotely resembles a cause, even if people are
being affected we aren't likely to see many meaningful bug reports, and
the people who see this bug aren't likely to be able to reproduce this
bug in a timely fashion. So it is best to get this problem fixed
as soon as we can so people don't have problems.
Then if people do have a kernel message stating "No irq for vector" we
will know it is yet another novel cause that needs a complete new
investigation.
Cc: Greg KH <greg@kroah.com>
Cc: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: "Eric W. Biederman" <ebiederm@xmission.com>
Acked-by: Mitch Williams <mitch.a.williams@intel.com>
Acked-by: "Siddha, Suresh B" <suresh.b.siddha@intel.com>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-04-03 09:41:49 +02:00
|
|
|
readl(entry->mask_base + offset);
|
2009-03-17 13:54:06 +01:00
|
|
|
} else {
|
|
|
|
int pos;
|
|
|
|
u32 mask_bits;
|
|
|
|
|
|
|
|
if (!entry->msi_attrib.maskbit)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
pos = (long)entry->mask_base;
|
|
|
|
pci_read_config_dword(entry->dev, pos, &mask_bits);
|
|
|
|
mask_bits &= ~mask;
|
|
|
|
mask_bits |= flag & mask;
|
|
|
|
pci_write_config_dword(entry->dev, pos, mask_bits);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-03-08 21:04:57 +01:00
|
|
|
entry->msi_attrib.masked = !!flag;
|
2008-07-25 23:42:58 +02:00
|
|
|
return 1;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
void read_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2008-12-06 03:58:34 +01:00
|
|
|
struct msi_desc *entry = get_irq_desc_msi(desc);
|
2009-03-17 13:54:06 +01:00
|
|
|
if (entry->msi_attrib.is_msix) {
|
|
|
|
void __iomem *base = entry->mask_base +
|
|
|
|
entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE;
|
|
|
|
|
|
|
|
msg->address_lo = readl(base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET);
|
|
|
|
msg->address_hi = readl(base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET);
|
|
|
|
msg->data = readl(base + PCI_MSIX_ENTRY_DATA_OFFSET);
|
|
|
|
} else {
|
2006-10-04 11:16:33 +02:00
|
|
|
struct pci_dev *dev = entry->dev;
|
|
|
|
int pos = entry->msi_attrib.pos;
|
|
|
|
u16 data;
|
|
|
|
|
|
|
|
pci_read_config_dword(dev, msi_lower_address_reg(pos),
|
|
|
|
&msg->address_lo);
|
|
|
|
if (entry->msi_attrib.is_64) {
|
|
|
|
pci_read_config_dword(dev, msi_upper_address_reg(pos),
|
|
|
|
&msg->address_hi);
|
|
|
|
pci_read_config_word(dev, msi_data_reg(pos, 1), &data);
|
|
|
|
} else {
|
|
|
|
msg->address_hi = 0;
|
2007-10-03 20:15:11 +02:00
|
|
|
pci_read_config_word(dev, msi_data_reg(pos, 0), &data);
|
2006-10-04 11:16:33 +02:00
|
|
|
}
|
|
|
|
msg->data = data;
|
|
|
|
}
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
void read_msi_msg(unsigned int irq, struct msi_msg *msg)
|
2006-10-04 11:16:33 +02:00
|
|
|
{
|
2008-12-06 03:58:34 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(irq);
|
|
|
|
|
|
|
|
read_msi_msg_desc(desc, msg);
|
|
|
|
}
|
|
|
|
|
|
|
|
void write_msi_msg_desc(struct irq_desc *desc, struct msi_msg *msg)
|
|
|
|
{
|
|
|
|
struct msi_desc *entry = get_irq_desc_msi(desc);
|
2009-03-17 13:54:06 +01:00
|
|
|
if (entry->msi_attrib.is_msix) {
|
|
|
|
void __iomem *base;
|
|
|
|
base = entry->mask_base +
|
|
|
|
entry->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE;
|
|
|
|
|
|
|
|
writel(msg->address_lo,
|
|
|
|
base + PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET);
|
|
|
|
writel(msg->address_hi,
|
|
|
|
base + PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET);
|
|
|
|
writel(msg->data, base + PCI_MSIX_ENTRY_DATA_OFFSET);
|
|
|
|
} else {
|
2006-10-04 11:16:33 +02:00
|
|
|
struct pci_dev *dev = entry->dev;
|
|
|
|
int pos = entry->msi_attrib.pos;
|
|
|
|
|
|
|
|
pci_write_config_dword(dev, msi_lower_address_reg(pos),
|
|
|
|
msg->address_lo);
|
|
|
|
if (entry->msi_attrib.is_64) {
|
|
|
|
pci_write_config_dword(dev, msi_upper_address_reg(pos),
|
|
|
|
msg->address_hi);
|
|
|
|
pci_write_config_word(dev, msi_data_reg(pos, 1),
|
|
|
|
msg->data);
|
|
|
|
} else {
|
|
|
|
pci_write_config_word(dev, msi_data_reg(pos, 0),
|
|
|
|
msg->data);
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-03-08 21:04:57 +01:00
|
|
|
entry->msg = *msg;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2006-10-04 11:16:33 +02:00
|
|
|
|
2008-12-06 03:58:34 +01:00
|
|
|
void write_msi_msg(unsigned int irq, struct msi_msg *msg)
|
|
|
|
{
|
|
|
|
struct irq_desc *desc = irq_to_desc(irq);
|
|
|
|
|
|
|
|
write_msi_msg_desc(desc, msg);
|
|
|
|
}
|
|
|
|
|
2006-10-04 11:16:59 +02:00
|
|
|
void mask_msi_irq(unsigned int irq)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2008-12-06 03:58:34 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(irq);
|
|
|
|
|
|
|
|
msi_set_mask_bits(desc, 1, 1);
|
|
|
|
msix_flush_writes(desc);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2006-10-04 11:16:59 +02:00
|
|
|
void unmask_msi_irq(unsigned int irq)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2008-12-06 03:58:34 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(irq);
|
|
|
|
|
|
|
|
msi_set_mask_bits(desc, 1, 0);
|
|
|
|
msix_flush_writes(desc);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2007-04-18 11:39:22 +02:00
|
|
|
static int msi_free_irqs(struct pci_dev* dev);
|
2007-01-18 05:50:05 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
static struct msi_desc* alloc_msi_entry(void)
|
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
2007-03-22 11:51:36 +01:00
|
|
|
entry = kzalloc(sizeof(struct msi_desc), GFP_KERNEL);
|
2005-04-17 00:20:36 +02:00
|
|
|
if (!entry)
|
|
|
|
return NULL;
|
|
|
|
|
2007-04-05 09:19:10 +02:00
|
|
|
INIT_LIST_HEAD(&entry->list);
|
|
|
|
entry->irq = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
entry->dev = NULL;
|
|
|
|
|
|
|
|
return entry;
|
|
|
|
}
|
|
|
|
|
2007-10-25 10:16:30 +02:00
|
|
|
static void pci_intx_for_msi(struct pci_dev *dev, int enable)
|
|
|
|
{
|
|
|
|
if (!(dev->dev_flags & PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG))
|
|
|
|
pci_intx(dev, enable);
|
|
|
|
}
|
|
|
|
|
2007-01-25 09:34:08 +01:00
|
|
|
static void __pci_restore_msi_state(struct pci_dev *dev)
|
2006-02-08 10:11:38 +01:00
|
|
|
{
|
2007-03-08 21:04:57 +01:00
|
|
|
int pos;
|
2006-02-08 10:11:38 +01:00
|
|
|
u16 control;
|
2007-03-08 21:04:57 +01:00
|
|
|
struct msi_desc *entry;
|
2006-02-08 10:11:38 +01:00
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
if (!dev->msi_enabled)
|
|
|
|
return;
|
|
|
|
|
2007-03-08 21:04:57 +01:00
|
|
|
entry = get_irq_msi(dev->irq);
|
|
|
|
pos = entry->msi_attrib.pos;
|
2006-02-08 10:11:38 +01:00
|
|
|
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 0);
|
2007-03-05 09:30:10 +01:00
|
|
|
msi_set_enable(dev, 0);
|
2007-03-08 21:04:57 +01:00
|
|
|
write_msi_msg(dev->irq, &entry->msg);
|
2008-12-06 03:58:34 +01:00
|
|
|
if (entry->msi_attrib.maskbit) {
|
|
|
|
struct irq_desc *desc = irq_to_desc(dev->irq);
|
|
|
|
msi_set_mask_bits(desc, entry->msi_attrib.maskbits_mask,
|
2008-04-23 23:56:30 +02:00
|
|
|
entry->msi_attrib.masked);
|
2008-12-06 03:58:34 +01:00
|
|
|
}
|
2007-03-08 21:04:57 +01:00
|
|
|
|
|
|
|
pci_read_config_word(dev, pos + PCI_MSI_FLAGS, &control);
|
2008-08-07 17:52:37 +02:00
|
|
|
control &= ~PCI_MSI_FLAGS_QSIZE;
|
|
|
|
control |= PCI_MSI_FLAGS_ENABLE;
|
2006-02-08 10:11:38 +01:00
|
|
|
pci_write_config_word(dev, pos + PCI_MSI_FLAGS, control);
|
2007-01-25 09:34:08 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __pci_restore_msix_state(struct pci_dev *dev)
|
2006-02-08 10:11:38 +01:00
|
|
|
{
|
|
|
|
int pos;
|
|
|
|
struct msi_desc *entry;
|
2007-03-08 21:04:57 +01:00
|
|
|
u16 control;
|
2006-02-08 10:11:38 +01:00
|
|
|
|
2007-01-28 20:42:52 +01:00
|
|
|
if (!dev->msix_enabled)
|
|
|
|
return;
|
|
|
|
|
2006-02-08 10:11:38 +01:00
|
|
|
/* route the table */
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 0);
|
2007-03-05 09:30:10 +01:00
|
|
|
msix_set_enable(dev, 0);
|
2006-02-08 10:11:38 +01:00
|
|
|
|
2007-04-05 09:19:10 +02:00
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
2008-12-06 03:58:34 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(entry->irq);
|
2007-04-05 09:19:10 +02:00
|
|
|
write_msi_msg(entry->irq, &entry->msg);
|
2008-12-06 03:58:34 +01:00
|
|
|
msi_set_mask_bits(desc, 1, entry->msi_attrib.masked);
|
2006-02-08 10:11:38 +01:00
|
|
|
}
|
|
|
|
|
2007-04-05 09:19:12 +02:00
|
|
|
BUG_ON(list_empty(&dev->msi_list));
|
|
|
|
entry = list_entry(dev->msi_list.next, struct msi_desc, list);
|
2007-04-05 09:19:10 +02:00
|
|
|
pos = entry->msi_attrib.pos;
|
2007-03-08 21:04:57 +01:00
|
|
|
pci_read_config_word(dev, pos + PCI_MSIX_FLAGS, &control);
|
|
|
|
control &= ~PCI_MSIX_FLAGS_MASKALL;
|
|
|
|
control |= PCI_MSIX_FLAGS_ENABLE;
|
|
|
|
pci_write_config_word(dev, pos + PCI_MSIX_FLAGS, control);
|
2006-02-08 10:11:38 +01:00
|
|
|
}
|
2007-01-25 09:34:08 +01:00
|
|
|
|
|
|
|
void pci_restore_msi_state(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
__pci_restore_msi_state(dev);
|
|
|
|
__pci_restore_msix_state(dev);
|
|
|
|
}
|
2007-11-07 22:43:59 +01:00
|
|
|
EXPORT_SYMBOL_GPL(pci_restore_msi_state);
|
2006-02-08 10:11:38 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/**
|
|
|
|
* msi_capability_init - configure device's MSI capability structure
|
|
|
|
* @dev: pointer to the pci_dev data structure of MSI device function
|
|
|
|
*
|
2005-05-04 02:38:30 +02:00
|
|
|
* Setup the MSI capability structure of device function with a single
|
2006-10-04 11:16:41 +02:00
|
|
|
* MSI irq, regardless of device function is capable of handling
|
2005-04-17 00:20:36 +02:00
|
|
|
* multiple messages. A return of zero indicates the successful setup
|
2006-10-04 11:16:41 +02:00
|
|
|
* of an entry zero with the new MSI irq or non-zero for otherwise.
|
2005-04-17 00:20:36 +02:00
|
|
|
**/
|
|
|
|
static int msi_capability_init(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
2007-04-18 11:39:21 +02:00
|
|
|
int pos, ret;
|
2005-04-17 00:20:36 +02:00
|
|
|
u16 control;
|
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
msi_set_enable(dev, 0); /* Ensure msi is disabled as I set it up */
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
pos = pci_find_capability(dev, PCI_CAP_ID_MSI);
|
|
|
|
pci_read_config_word(dev, msi_control_reg(pos), &control);
|
|
|
|
/* MSI Entry Initialization */
|
2007-01-28 20:56:37 +01:00
|
|
|
entry = alloc_msi_entry();
|
|
|
|
if (!entry)
|
|
|
|
return -ENOMEM;
|
2006-10-04 11:16:41 +02:00
|
|
|
|
2009-03-17 13:54:06 +01:00
|
|
|
entry->msi_attrib.is_msix = 0;
|
2006-10-04 11:16:33 +02:00
|
|
|
entry->msi_attrib.is_64 = is_64bit_address(control);
|
2005-04-17 00:20:36 +02:00
|
|
|
entry->msi_attrib.entry_nr = 0;
|
|
|
|
entry->msi_attrib.maskbit = is_mask_bit_support(control);
|
2007-03-08 21:04:57 +01:00
|
|
|
entry->msi_attrib.masked = 1;
|
2006-10-04 11:16:41 +02:00
|
|
|
entry->msi_attrib.default_irq = dev->irq; /* Save IOAPIC IRQ */
|
2006-10-04 11:16:33 +02:00
|
|
|
entry->msi_attrib.pos = pos;
|
2006-10-04 11:16:59 +02:00
|
|
|
entry->dev = dev;
|
|
|
|
if (entry->msi_attrib.maskbit) {
|
2008-12-24 09:27:04 +01:00
|
|
|
unsigned int base, maskbits, temp;
|
|
|
|
|
|
|
|
base = msi_mask_bits_reg(pos, entry->msi_attrib.is_64);
|
|
|
|
entry->mask_base = (void __iomem *)(long)base;
|
|
|
|
|
2006-10-04 11:16:59 +02:00
|
|
|
/* All MSIs are unmasked by default, Mask them all */
|
2008-12-24 09:27:04 +01:00
|
|
|
pci_read_config_dword(dev, base, &maskbits);
|
2009-01-22 01:19:19 +01:00
|
|
|
temp = msi_mask((control & PCI_MSI_FLAGS_QMASK) >> 1);
|
2006-10-04 11:16:59 +02:00
|
|
|
maskbits |= temp;
|
2008-12-24 09:27:04 +01:00
|
|
|
pci_write_config_dword(dev, base, maskbits);
|
2008-04-23 23:56:30 +02:00
|
|
|
entry->msi_attrib.maskbits_mask = temp;
|
2006-10-04 11:16:59 +02:00
|
|
|
}
|
2007-06-01 09:46:32 +02:00
|
|
|
list_add_tail(&entry->list, &dev->msi_list);
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Configure MSI capability structure */
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
ret = arch_setup_msi_irqs(dev, 1, PCI_CAP_ID_MSI);
|
2007-04-18 11:39:21 +02:00
|
|
|
if (ret) {
|
2007-04-18 11:39:22 +02:00
|
|
|
msi_free_irqs(dev);
|
2007-04-18 11:39:21 +02:00
|
|
|
return ret;
|
2006-04-11 04:17:48 +02:00
|
|
|
}
|
2007-01-28 20:56:37 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Set MSI enabled bits */
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 0);
|
2007-03-05 09:30:10 +01:00
|
|
|
msi_set_enable(dev, 1);
|
|
|
|
dev->msi_enabled = 1;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-18 11:39:21 +02:00
|
|
|
dev->irq = entry->irq;
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* msix_capability_init - configure device's MSI-X capability
|
|
|
|
* @dev: pointer to the pci_dev data structure of MSI-X device function
|
2005-10-23 20:57:38 +02:00
|
|
|
* @entries: pointer to an array of struct msix_entry entries
|
|
|
|
* @nvec: number of @entries
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
2005-05-04 02:38:30 +02:00
|
|
|
* Setup the MSI-X capability structure of device function with a
|
2006-10-04 11:16:41 +02:00
|
|
|
* single MSI-X irq. A return of zero indicates the successful setup of
|
|
|
|
* requested MSI-X entries with allocated irqs or non-zero for otherwise.
|
2005-04-17 00:20:36 +02:00
|
|
|
**/
|
|
|
|
static int msix_capability_init(struct pci_dev *dev,
|
|
|
|
struct msix_entry *entries, int nvec)
|
|
|
|
{
|
2007-04-05 09:19:10 +02:00
|
|
|
struct msi_desc *entry;
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
int pos, i, j, nr_entries, ret;
|
2006-02-17 08:58:29 +01:00
|
|
|
unsigned long phys_addr;
|
|
|
|
u32 table_offset;
|
2005-04-17 00:20:36 +02:00
|
|
|
u16 control;
|
|
|
|
u8 bir;
|
|
|
|
void __iomem *base;
|
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
msix_set_enable(dev, 0);/* Ensure msix is disabled as I set it up */
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
|
|
|
|
/* Request & Map MSI-X table region */
|
|
|
|
pci_read_config_word(dev, msi_control_reg(pos), &control);
|
|
|
|
nr_entries = multi_msix_capable(control);
|
2006-02-17 08:58:29 +01:00
|
|
|
|
|
|
|
pci_read_config_dword(dev, msix_table_offset_reg(pos), &table_offset);
|
2005-04-17 00:20:36 +02:00
|
|
|
bir = (u8)(table_offset & PCI_MSIX_FLAGS_BIRMASK);
|
2006-02-17 08:58:29 +01:00
|
|
|
table_offset &= ~PCI_MSIX_FLAGS_BIRMASK;
|
|
|
|
phys_addr = pci_resource_start (dev, bir) + table_offset;
|
2005-04-17 00:20:36 +02:00
|
|
|
base = ioremap_nocache(phys_addr, nr_entries * PCI_MSIX_ENTRY_SIZE);
|
|
|
|
if (base == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/* MSI-X Table Initialization */
|
|
|
|
for (i = 0; i < nvec; i++) {
|
2007-01-28 20:56:37 +01:00
|
|
|
entry = alloc_msi_entry();
|
|
|
|
if (!entry)
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
j = entries[i].entry;
|
2009-03-17 13:54:06 +01:00
|
|
|
entry->msi_attrib.is_msix = 1;
|
2006-10-04 11:16:33 +02:00
|
|
|
entry->msi_attrib.is_64 = 1;
|
2005-04-17 00:20:36 +02:00
|
|
|
entry->msi_attrib.entry_nr = j;
|
|
|
|
entry->msi_attrib.maskbit = 1;
|
2007-03-08 21:04:57 +01:00
|
|
|
entry->msi_attrib.masked = 1;
|
2006-10-04 11:16:41 +02:00
|
|
|
entry->msi_attrib.default_irq = dev->irq;
|
2006-10-04 11:16:33 +02:00
|
|
|
entry->msi_attrib.pos = pos;
|
2005-04-17 00:20:36 +02:00
|
|
|
entry->dev = dev;
|
|
|
|
entry->mask_base = base;
|
2007-01-28 20:56:37 +01:00
|
|
|
|
2007-06-01 09:46:32 +02:00
|
|
|
list_add_tail(&entry->list, &dev->msi_list);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
|
|
|
|
ret = arch_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX);
|
2009-02-11 12:27:02 +01:00
|
|
|
if (ret < 0) {
|
|
|
|
/* If we had some success report the number of irqs
|
|
|
|
* we succeeded in setting up. */
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
int avail = 0;
|
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
|
if (entry->irq != 0) {
|
|
|
|
avail++;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
|
2009-02-11 12:27:02 +01:00
|
|
|
if (avail != 0)
|
|
|
|
ret = avail;
|
|
|
|
}
|
2007-04-18 11:39:22 +02:00
|
|
|
|
2009-02-11 12:27:02 +01:00
|
|
|
if (ret) {
|
|
|
|
msi_free_irqs(dev);
|
|
|
|
return ret;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
MSI: Give archs the option to allocate all MSI/Xs at once.
This patch introduces an optional function, arch_setup_msi_irqs(),
(note the plural) which gives an arch the opportunity to do per-device
setup for MSI/X and then allocate all the requested MSI/Xs at once.
If that's not required by the arch, the default version simply calls
arch_setup_msi_irq() for each MSI irq required.
arch_setup_msi_irqs() is passed a pdev, attached to the pdev is a list
of msi_descs with irq == 0, it is up to the arch to connect these up to
an irq (via set_irq_msi()) or return an error. For convenience the number
of vectors and the type are passed also.
All msi_descs with irq != 0 are considered allocated, and the arch
teardown routine will be called on them when necessary.
The existing semantics of pci_enable_msix() are that if the requested
number of irqs can not be allocated, the maximum number that _could_ be
allocated is returned. To support that, we define that in case of an
error from arch_setup_msi_irqs(), the number of msi_descs with irq != 0
are considered allocated, and are counted toward the "max that could be
allocated".
Signed-off-by: Michael Ellerman <michael@ellerman.id.au>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2007-04-18 11:39:21 +02:00
|
|
|
|
|
|
|
i = 0;
|
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
|
entries[i].vector = entry->irq;
|
|
|
|
set_irq_msi(entry->irq, entry);
|
|
|
|
i++;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Set MSI-X enabled bits */
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 0);
|
2007-03-05 09:30:10 +01:00
|
|
|
msix_set_enable(dev, 1);
|
|
|
|
dev->msix_enabled = 1;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-08-31 07:55:07 +02:00
|
|
|
/**
|
2007-04-05 09:19:07 +02:00
|
|
|
* pci_msi_check_device - check whether MSI may be enabled on a device
|
2006-08-31 07:55:07 +02:00
|
|
|
* @dev: pointer to the pci_dev data structure of MSI device function
|
2007-04-05 09:19:08 +02:00
|
|
|
* @nvec: how many MSIs have been requested ?
|
2007-03-22 11:51:39 +01:00
|
|
|
* @type: are we checking for MSI or MSI-X ?
|
2006-08-31 07:55:07 +02:00
|
|
|
*
|
2006-10-05 10:24:31 +02:00
|
|
|
* Look at global flags, the device itself, and its parent busses
|
2007-04-05 09:19:07 +02:00
|
|
|
* to determine if MSI/-X are supported for the device. If MSI/-X is
|
|
|
|
* supported return 0, else return an error code.
|
2006-08-31 07:55:07 +02:00
|
|
|
**/
|
2007-04-05 09:19:08 +02:00
|
|
|
static int pci_msi_check_device(struct pci_dev* dev, int nvec, int type)
|
2006-08-31 07:55:07 +02:00
|
|
|
{
|
|
|
|
struct pci_bus *bus;
|
2007-04-05 09:19:08 +02:00
|
|
|
int ret;
|
2006-08-31 07:55:07 +02:00
|
|
|
|
2006-10-05 10:24:31 +02:00
|
|
|
/* MSI must be globally enabled and supported by the device */
|
2006-08-31 07:55:07 +02:00
|
|
|
if (!pci_msi_enable || !dev || dev->no_msi)
|
|
|
|
return -EINVAL;
|
|
|
|
|
2007-04-05 09:19:12 +02:00
|
|
|
/*
|
|
|
|
* You can't ask to have 0 or less MSIs configured.
|
|
|
|
* a) it's stupid ..
|
|
|
|
* b) the list manipulation code assumes nvec >= 1.
|
|
|
|
*/
|
|
|
|
if (nvec < 1)
|
|
|
|
return -ERANGE;
|
|
|
|
|
2006-10-05 10:24:31 +02:00
|
|
|
/* Any bridge which does NOT route MSI transactions from it's
|
|
|
|
* secondary bus to it's primary bus must set NO_MSI flag on
|
|
|
|
* the secondary pci_bus.
|
|
|
|
* We expect only arch-specific PCI host bus controller driver
|
|
|
|
* or quirks for specific PCI bridges to be setting NO_MSI.
|
|
|
|
*/
|
2006-08-31 07:55:07 +02:00
|
|
|
for (bus = dev->bus; bus; bus = bus->parent)
|
|
|
|
if (bus->bus_flags & PCI_BUS_FLAGS_NO_MSI)
|
|
|
|
return -EINVAL;
|
|
|
|
|
2007-04-05 09:19:08 +02:00
|
|
|
ret = arch_msi_check_device(dev, nvec, type);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2007-03-22 11:51:39 +01:00
|
|
|
if (!pci_find_capability(dev, type))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2006-08-31 07:55:07 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/**
|
|
|
|
* pci_enable_msi - configure device's MSI capability structure
|
|
|
|
* @dev: pointer to the pci_dev data structure of MSI device function
|
|
|
|
*
|
|
|
|
* Setup the MSI capability structure of device function with
|
2006-10-04 11:16:41 +02:00
|
|
|
* a single MSI irq upon its software driver call to request for
|
2005-04-17 00:20:36 +02:00
|
|
|
* MSI mode enabled on its hardware device function. A return of zero
|
|
|
|
* indicates the successful setup of an entry zero with the new MSI
|
2006-10-04 11:16:41 +02:00
|
|
|
* irq or non-zero for otherwise.
|
2005-04-17 00:20:36 +02:00
|
|
|
**/
|
|
|
|
int pci_enable_msi(struct pci_dev* dev)
|
|
|
|
{
|
2007-03-22 11:51:39 +01:00
|
|
|
int status;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-05 09:19:08 +02:00
|
|
|
status = pci_msi_check_device(dev, 1, PCI_CAP_ID_MSI);
|
|
|
|
if (status)
|
|
|
|
return status;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-01-28 20:42:52 +01:00
|
|
|
WARN_ON(!!dev->msi_enabled);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-10-04 11:16:41 +02:00
|
|
|
/* Check whether driver already requested for MSI-X irqs */
|
2007-03-05 09:30:10 +01:00
|
|
|
if (dev->msix_enabled) {
|
2008-06-13 18:52:11 +02:00
|
|
|
dev_info(&dev->dev, "can't enable MSI "
|
|
|
|
"(MSI-X already enabled)\n");
|
2007-03-05 09:30:10 +01:00
|
|
|
return -EINVAL;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
status = msi_capability_init(dev);
|
|
|
|
return status;
|
|
|
|
}
|
2007-03-22 11:51:34 +01:00
|
|
|
EXPORT_SYMBOL(pci_enable_msi);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2008-04-23 23:58:09 +02:00
|
|
|
void pci_msi_shutdown(struct pci_dev* dev)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
2007-03-22 11:51:39 +01:00
|
|
|
if (!pci_msi_enable || !dev || !dev->msi_enabled)
|
2007-01-28 20:42:52 +01:00
|
|
|
return;
|
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
msi_set_enable(dev, 0);
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 1);
|
2007-03-05 09:30:10 +01:00
|
|
|
dev->msi_enabled = 0;
|
2006-10-04 11:16:31 +02:00
|
|
|
|
2007-04-05 09:19:12 +02:00
|
|
|
BUG_ON(list_empty(&dev->msi_list));
|
|
|
|
entry = list_entry(dev->msi_list.next, struct msi_desc, list);
|
2008-04-23 23:56:30 +02:00
|
|
|
/* Return the the pci reset with msi irqs unmasked */
|
|
|
|
if (entry->msi_attrib.maskbit) {
|
|
|
|
u32 mask = entry->msi_attrib.maskbits_mask;
|
2008-12-06 03:58:34 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(dev->irq);
|
|
|
|
msi_set_mask_bits(desc, mask, ~mask);
|
2008-04-23 23:56:30 +02:00
|
|
|
}
|
2009-03-17 13:54:06 +01:00
|
|
|
if (!entry->dev || entry->msi_attrib.is_msix)
|
2005-04-17 00:20:36 +02:00
|
|
|
return;
|
2007-03-22 11:51:27 +01:00
|
|
|
|
|
|
|
/* Restore dev->irq to its default pin-assertion irq */
|
2008-04-23 23:58:09 +02:00
|
|
|
dev->irq = entry->msi_attrib.default_irq;
|
|
|
|
}
|
2009-03-17 13:54:06 +01:00
|
|
|
|
2008-04-23 23:58:09 +02:00
|
|
|
void pci_disable_msi(struct pci_dev* dev)
|
|
|
|
{
|
|
|
|
struct msi_desc *entry;
|
|
|
|
|
|
|
|
if (!pci_msi_enable || !dev || !dev->msi_enabled)
|
|
|
|
return;
|
|
|
|
|
|
|
|
pci_msi_shutdown(dev);
|
|
|
|
|
|
|
|
entry = list_entry(dev->msi_list.next, struct msi_desc, list);
|
2009-03-17 13:54:06 +01:00
|
|
|
if (!entry->dev || entry->msi_attrib.is_msix)
|
2008-04-23 23:58:09 +02:00
|
|
|
return;
|
|
|
|
|
|
|
|
msi_free_irqs(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-03-22 11:51:34 +01:00
|
|
|
EXPORT_SYMBOL(pci_disable_msi);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-18 11:39:22 +02:00
|
|
|
static int msi_free_irqs(struct pci_dev* dev)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-04-18 11:39:22 +02:00
|
|
|
struct msi_desc *entry, *tmp;
|
2007-03-22 11:51:34 +01:00
|
|
|
|
2007-05-11 22:26:44 +02:00
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
|
if (entry->irq)
|
|
|
|
BUG_ON(irq_has_action(entry->irq));
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-18 11:39:22 +02:00
|
|
|
arch_teardown_msi_irqs(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-18 11:39:22 +02:00
|
|
|
list_for_each_entry_safe(entry, tmp, &dev->msi_list, list) {
|
2009-03-17 13:54:06 +01:00
|
|
|
if (entry->msi_attrib.is_msix) {
|
2007-04-18 11:39:22 +02:00
|
|
|
writel(1, entry->mask_base + entry->msi_attrib.entry_nr
|
|
|
|
* PCI_MSIX_ENTRY_SIZE
|
|
|
|
+ PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET);
|
2007-06-01 09:46:33 +02:00
|
|
|
|
|
|
|
if (list_is_last(&entry->list, &dev->msi_list))
|
|
|
|
iounmap(entry->mask_base);
|
2007-04-18 11:39:22 +02:00
|
|
|
}
|
|
|
|
list_del(&entry->list);
|
|
|
|
kfree(entry);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-01-24 00:21:14 +01:00
|
|
|
/**
|
|
|
|
* pci_msix_table_size - return the number of device's MSI-X table entries
|
|
|
|
* @dev: pointer to the pci_dev data structure of MSI-X device function
|
|
|
|
*/
|
|
|
|
int pci_msix_table_size(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
int pos;
|
|
|
|
u16 control;
|
|
|
|
|
|
|
|
pos = pci_find_capability(dev, PCI_CAP_ID_MSIX);
|
|
|
|
if (!pos)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
pci_read_config_word(dev, msi_control_reg(pos), &control);
|
|
|
|
return multi_msix_capable(control);
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/**
|
|
|
|
* pci_enable_msix - configure device's MSI-X capability structure
|
|
|
|
* @dev: pointer to the pci_dev data structure of MSI-X device function
|
2005-06-07 08:07:46 +02:00
|
|
|
* @entries: pointer to an array of MSI-X entries
|
2006-10-04 11:16:41 +02:00
|
|
|
* @nvec: number of MSI-X irqs requested for allocation by device driver
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
|
|
|
* Setup the MSI-X capability structure of device function with the number
|
2006-10-04 11:16:41 +02:00
|
|
|
* of requested irqs upon its software driver call to request for
|
2005-04-17 00:20:36 +02:00
|
|
|
* MSI-X mode enabled on its hardware device function. A return of zero
|
|
|
|
* indicates the successful configuration of MSI-X capability structure
|
2006-10-04 11:16:41 +02:00
|
|
|
* with new allocated MSI-X irqs. A return of < 0 indicates a failure.
|
2005-04-17 00:20:36 +02:00
|
|
|
* Or a return of > 0 indicates that driver request is exceeding the number
|
2006-10-04 11:16:41 +02:00
|
|
|
* of irqs available. Driver should use the returned value to re-send
|
2005-04-17 00:20:36 +02:00
|
|
|
* its request.
|
|
|
|
**/
|
|
|
|
int pci_enable_msix(struct pci_dev* dev, struct msix_entry *entries, int nvec)
|
|
|
|
{
|
2009-01-24 00:21:14 +01:00
|
|
|
int status, nr_entries;
|
2007-01-28 20:42:52 +01:00
|
|
|
int i, j;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-04-05 09:19:08 +02:00
|
|
|
if (!entries)
|
2005-04-17 00:20:36 +02:00
|
|
|
return -EINVAL;
|
|
|
|
|
2007-04-05 09:19:08 +02:00
|
|
|
status = pci_msi_check_device(dev, nvec, PCI_CAP_ID_MSIX);
|
|
|
|
if (status)
|
|
|
|
return status;
|
|
|
|
|
2009-01-24 00:21:14 +01:00
|
|
|
nr_entries = pci_msix_table_size(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
if (nvec > nr_entries)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* Check for any invalid entries */
|
|
|
|
for (i = 0; i < nvec; i++) {
|
|
|
|
if (entries[i].entry >= nr_entries)
|
|
|
|
return -EINVAL; /* invalid entry */
|
|
|
|
for (j = i + 1; j < nvec; j++) {
|
|
|
|
if (entries[i].entry == entries[j].entry)
|
|
|
|
return -EINVAL; /* duplicate entry */
|
|
|
|
}
|
|
|
|
}
|
2007-01-28 20:42:52 +01:00
|
|
|
WARN_ON(!!dev->msix_enabled);
|
2006-10-04 11:16:31 +02:00
|
|
|
|
2006-10-04 11:16:41 +02:00
|
|
|
/* Check whether driver already requested for MSI irq */
|
2007-03-05 09:30:10 +01:00
|
|
|
if (dev->msi_enabled) {
|
2008-06-13 18:52:11 +02:00
|
|
|
dev_info(&dev->dev, "can't enable MSI-X "
|
|
|
|
"(MSI IRQ already assigned)\n");
|
2005-04-17 00:20:36 +02:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
status = msix_capability_init(dev, entries, nvec);
|
|
|
|
return status;
|
|
|
|
}
|
2007-03-22 11:51:34 +01:00
|
|
|
EXPORT_SYMBOL(pci_enable_msix);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-03-22 11:51:33 +01:00
|
|
|
static void msix_free_all_irqs(struct pci_dev *dev)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-04-18 11:39:22 +02:00
|
|
|
msi_free_irqs(dev);
|
2007-03-22 11:51:33 +01:00
|
|
|
}
|
|
|
|
|
2008-04-23 23:58:09 +02:00
|
|
|
void pci_msix_shutdown(struct pci_dev* dev)
|
2007-03-22 11:51:33 +01:00
|
|
|
{
|
2007-03-22 11:51:39 +01:00
|
|
|
if (!pci_msi_enable || !dev || !dev->msix_enabled)
|
2007-01-28 20:42:52 +01:00
|
|
|
return;
|
|
|
|
|
2007-03-05 09:30:10 +01:00
|
|
|
msix_set_enable(dev, 0);
|
2007-10-25 10:16:30 +02:00
|
|
|
pci_intx_for_msi(dev, 1);
|
2007-03-05 09:30:10 +01:00
|
|
|
dev->msix_enabled = 0;
|
2008-04-23 23:58:09 +02:00
|
|
|
}
|
|
|
|
void pci_disable_msix(struct pci_dev* dev)
|
|
|
|
{
|
|
|
|
if (!pci_msi_enable || !dev || !dev->msix_enabled)
|
|
|
|
return;
|
|
|
|
|
|
|
|
pci_msix_shutdown(dev);
|
2006-10-04 11:16:31 +02:00
|
|
|
|
2007-03-22 11:51:33 +01:00
|
|
|
msix_free_all_irqs(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-03-22 11:51:34 +01:00
|
|
|
EXPORT_SYMBOL(pci_disable_msix);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/**
|
2006-10-04 11:16:41 +02:00
|
|
|
* msi_remove_pci_irq_vectors - reclaim MSI(X) irqs to unused state
|
2005-04-17 00:20:36 +02:00
|
|
|
* @dev: pointer to the pci_dev data structure of MSI(X) device function
|
|
|
|
*
|
2005-05-04 02:38:30 +02:00
|
|
|
* Being called during hotplug remove, from which the device function
|
2006-10-04 11:16:41 +02:00
|
|
|
* is hot-removed. All previous assigned MSI/MSI-X irqs, if
|
2005-04-17 00:20:36 +02:00
|
|
|
* allocated for this device function, are reclaimed to unused state,
|
|
|
|
* which may be used later on.
|
|
|
|
**/
|
|
|
|
void msi_remove_pci_irq_vectors(struct pci_dev* dev)
|
|
|
|
{
|
|
|
|
if (!pci_msi_enable || !dev)
|
|
|
|
return;
|
|
|
|
|
2007-04-18 11:39:22 +02:00
|
|
|
if (dev->msi_enabled)
|
|
|
|
msi_free_irqs(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-03-22 11:51:33 +01:00
|
|
|
if (dev->msix_enabled)
|
|
|
|
msix_free_all_irqs(dev);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2006-03-06 06:33:34 +01:00
|
|
|
void pci_no_msi(void)
|
|
|
|
{
|
|
|
|
pci_msi_enable = 0;
|
|
|
|
}
|
2007-04-05 09:19:08 +02:00
|
|
|
|
2008-11-10 23:31:05 +01:00
|
|
|
/**
|
|
|
|
* pci_msi_enabled - is MSI enabled?
|
|
|
|
*
|
|
|
|
* Returns true if MSI has not been disabled by the command-line option
|
|
|
|
* pci=nomsi.
|
|
|
|
**/
|
|
|
|
int pci_msi_enabled(void)
|
2008-10-17 06:52:51 +02:00
|
|
|
{
|
2008-11-10 23:31:05 +01:00
|
|
|
return pci_msi_enable;
|
2008-10-17 06:52:51 +02:00
|
|
|
}
|
2008-11-10 23:31:05 +01:00
|
|
|
EXPORT_SYMBOL(pci_msi_enabled);
|
2008-10-17 06:52:51 +02:00
|
|
|
|
2008-11-10 23:31:05 +01:00
|
|
|
void pci_msi_init_pci_dev(struct pci_dev *dev)
|
2008-10-17 06:52:51 +02:00
|
|
|
{
|
2008-11-10 23:31:05 +01:00
|
|
|
INIT_LIST_HEAD(&dev->msi_list);
|
2008-10-17 06:52:51 +02:00
|
|
|
}
|