60 lines
2.2 KiB
C
60 lines
2.2 KiB
C
|
/*
|
||
|
* linux/arch/arm/mach-omap1/opp_data.c
|
||
|
*
|
||
|
* Copyright (C) 2004 - 2005 Nokia corporation
|
||
|
* Written by Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com>
|
||
|
* Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify
|
||
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
* published by the Free Software Foundation.
|
||
|
*/
|
||
|
|
||
|
#include "opp.h"
|
||
|
|
||
|
/*-------------------------------------------------------------------------
|
||
|
* Omap1 MPU rate table
|
||
|
*-------------------------------------------------------------------------*/
|
||
|
struct mpu_rate omap1_rate_table[] = {
|
||
|
/* MPU MHz, xtal MHz, dpll1 MHz, CKCTL, DPLL_CTL
|
||
|
* NOTE: Comment order here is different from bits in CKCTL value:
|
||
|
* armdiv, dspdiv, dspmmu, tcdiv, perdiv, lcddiv
|
||
|
*/
|
||
|
#if defined(CONFIG_OMAP_ARM_216MHZ)
|
||
|
{ 216000000, 12000000, 216000000, 0x050d, 0x2910 }, /* 1/1/2/2/2/8 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_195MHZ)
|
||
|
{ 195000000, 13000000, 195000000, 0x050e, 0x2790 }, /* 1/1/2/2/4/8 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_192MHZ)
|
||
|
{ 192000000, 19200000, 192000000, 0x050f, 0x2510 }, /* 1/1/2/2/8/8 */
|
||
|
{ 192000000, 12000000, 192000000, 0x050f, 0x2810 }, /* 1/1/2/2/8/8 */
|
||
|
{ 96000000, 12000000, 192000000, 0x055f, 0x2810 }, /* 2/2/2/2/8/8 */
|
||
|
{ 48000000, 12000000, 192000000, 0x0baf, 0x2810 }, /* 4/4/4/8/8/8 */
|
||
|
{ 24000000, 12000000, 192000000, 0x0fff, 0x2810 }, /* 8/8/8/8/8/8 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_182MHZ)
|
||
|
{ 182000000, 13000000, 182000000, 0x050e, 0x2710 }, /* 1/1/2/2/4/8 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_168MHZ)
|
||
|
{ 168000000, 12000000, 168000000, 0x010f, 0x2710 }, /* 1/1/1/2/8/8 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_150MHZ)
|
||
|
{ 150000000, 12000000, 150000000, 0x010a, 0x2cb0 }, /* 1/1/1/2/4/4 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_120MHZ)
|
||
|
{ 120000000, 12000000, 120000000, 0x010a, 0x2510 }, /* 1/1/1/2/4/4 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_96MHZ)
|
||
|
{ 96000000, 12000000, 96000000, 0x0005, 0x2410 }, /* 1/1/1/1/2/2 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_60MHZ)
|
||
|
{ 60000000, 12000000, 60000000, 0x0005, 0x2290 }, /* 1/1/1/1/2/2 */
|
||
|
#endif
|
||
|
#if defined(CONFIG_OMAP_ARM_30MHZ)
|
||
|
{ 30000000, 12000000, 60000000, 0x0555, 0x2290 }, /* 2/2/2/2/2/2 */
|
||
|
#endif
|
||
|
{ 0, 0, 0, 0, 0 },
|
||
|
};
|
||
|
|