2007-11-01 02:57:55 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2000, 2001 Broadcom Corporation
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
|
*/
|
|
|
|
#include <linux/clockchips.h>
|
|
|
|
#include <linux/interrupt.h>
|
2010-10-07 15:08:54 +02:00
|
|
|
#include <linux/irq.h>
|
2007-11-01 02:57:55 +01:00
|
|
|
#include <linux/percpu.h>
|
2009-06-19 15:05:26 +02:00
|
|
|
#include <linux/smp.h>
|
2007-11-01 02:57:55 +01:00
|
|
|
|
|
|
|
#include <asm/addrspace.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/time.h>
|
|
|
|
|
|
|
|
#include <asm/sibyte/sb1250.h>
|
|
|
|
#include <asm/sibyte/sb1250_regs.h>
|
|
|
|
#include <asm/sibyte/sb1250_int.h>
|
|
|
|
#include <asm/sibyte/sb1250_scd.h>
|
|
|
|
|
|
|
|
#define IMR_IP2_VAL K_INT_MAP_I0
|
|
|
|
#define IMR_IP3_VAL K_INT_MAP_I1
|
|
|
|
#define IMR_IP4_VAL K_INT_MAP_I2
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The general purpose timer ticks at 1MHz independent if
|
|
|
|
* the rest of the system
|
|
|
|
*/
|
2015-07-06 13:11:59 +02:00
|
|
|
|
|
|
|
static int sibyte_shutdown(struct clock_event_device *evt)
|
|
|
|
{
|
|
|
|
void __iomem *cfg;
|
|
|
|
|
|
|
|
cfg = IOADDR(A_SCD_TIMER_REGISTER(smp_processor_id(), R_SCD_TIMER_CFG));
|
|
|
|
|
|
|
|
/* Stop the timer until we actually program a shot */
|
|
|
|
__raw_writeq(0, cfg);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int sibyte_set_periodic(struct clock_event_device *evt)
|
2007-11-01 02:57:55 +01:00
|
|
|
{
|
|
|
|
unsigned int cpu = smp_processor_id();
|
|
|
|
void __iomem *cfg, *init;
|
|
|
|
|
|
|
|
cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG));
|
|
|
|
init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT));
|
|
|
|
|
2015-07-06 13:11:59 +02:00
|
|
|
__raw_writeq(0, cfg);
|
|
|
|
__raw_writeq((V_SCD_TIMER_FREQ / HZ) - 1, init);
|
|
|
|
__raw_writeq(M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS, cfg);
|
|
|
|
|
|
|
|
return 0;
|
2007-11-01 02:57:55 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static int sibyte_next_event(unsigned long delta, struct clock_event_device *cd)
|
|
|
|
{
|
|
|
|
unsigned int cpu = smp_processor_id();
|
|
|
|
void __iomem *cfg, *init;
|
|
|
|
|
|
|
|
cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG));
|
|
|
|
init = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_INIT));
|
|
|
|
|
2007-11-11 18:33:55 +01:00
|
|
|
__raw_writeq(0, cfg);
|
2007-11-01 02:57:55 +01:00
|
|
|
__raw_writeq(delta - 1, init);
|
|
|
|
__raw_writeq(M_SCD_TIMER_ENABLE, cfg);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t sibyte_counter_handler(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
unsigned int cpu = smp_processor_id();
|
|
|
|
struct clock_event_device *cd = dev_id;
|
|
|
|
void __iomem *cfg;
|
|
|
|
unsigned long tmode;
|
|
|
|
|
2015-07-06 13:11:59 +02:00
|
|
|
if (clockevent_state_periodic(cd))
|
2007-11-01 02:57:55 +01:00
|
|
|
tmode = M_SCD_TIMER_ENABLE | M_SCD_TIMER_MODE_CONTINUOUS;
|
|
|
|
else
|
|
|
|
tmode = 0;
|
|
|
|
|
|
|
|
/* ACK interrupt */
|
|
|
|
cfg = IOADDR(A_SCD_TIMER_REGISTER(cpu, R_SCD_TIMER_CFG));
|
|
|
|
____raw_writeq(tmode, cfg);
|
|
|
|
|
|
|
|
cd->event_handler(cd);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
|
|
|
static DEFINE_PER_CPU(struct clock_event_device, sibyte_hpt_clockevent);
|
|
|
|
static DEFINE_PER_CPU(struct irqaction, sibyte_hpt_irqaction);
|
|
|
|
static DEFINE_PER_CPU(char [18], sibyte_hpt_name);
|
|
|
|
|
MIPS: Delete __cpuinit/__CPUINIT usage from MIPS code
commit 3747069b25e419f6b51395f48127e9812abc3596 upstream.
The __cpuinit type of throwaway sections might have made sense
some time ago when RAM was more constrained, but now the savings
do not offset the cost and complications. For example, the fix in
commit 5e427ec2d0 ("x86: Fix bit corruption at CPU resume time")
is a good example of the nasty type of bugs that can be created
with improper use of the various __init prefixes.
After a discussion on LKML[1] it was decided that cpuinit should go
the way of devinit and be phased out. Once all the users are gone,
we can then finally remove the macros themselves from linux/init.h.
Note that some harmless section mismatch warnings may result, since
notify_cpu_starting() and cpu_up() are arch independent (kernel/cpu.c)
and are flagged as __cpuinit -- so if we remove the __cpuinit from
the arch specific callers, we will also get section mismatch warnings.
As an intermediate step, we intend to turn the linux/init.h cpuinit
related content into no-ops as early as possible, since that will get
rid of these warnings. In any case, they are temporary and harmless.
Here, we remove all the MIPS __cpuinit from C code and __CPUINIT
from asm files. MIPS is interesting in this respect, because there
are also uasm users hiding behind their own renamed versions of the
__cpuinit macros.
[1] https://lkml.org/lkml/2013/5/20/589
[ralf@linux-mips.org: Folded in Paul's followup fix.]
Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5494/
Patchwork: https://patchwork.linux-mips.org/patch/5495/
Patchwork: https://patchwork.linux-mips.org/patch/5509/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2013-06-18 15:38:59 +02:00
|
|
|
void sb1250_clockevent_init(void)
|
2007-11-01 02:57:55 +01:00
|
|
|
{
|
|
|
|
unsigned int cpu = smp_processor_id();
|
|
|
|
unsigned int irq = K_INT_TIMER_0 + cpu;
|
|
|
|
struct irqaction *action = &per_cpu(sibyte_hpt_irqaction, cpu);
|
|
|
|
struct clock_event_device *cd = &per_cpu(sibyte_hpt_clockevent, cpu);
|
|
|
|
unsigned char *name = per_cpu(sibyte_hpt_name, cpu);
|
|
|
|
|
|
|
|
/* Only have 4 general purpose timers, and we use last one as hpt */
|
|
|
|
BUG_ON(cpu > 2);
|
|
|
|
|
|
|
|
sprintf(name, "sb1250-counter-%d", cpu);
|
|
|
|
cd->name = name;
|
|
|
|
cd->features = CLOCK_EVT_FEAT_PERIODIC |
|
|
|
|
CLOCK_EVT_FEAT_ONESHOT;
|
|
|
|
clockevent_set_clock(cd, V_SCD_TIMER_FREQ);
|
|
|
|
cd->max_delta_ns = clockevent_delta2ns(0x7fffff, cd);
|
2007-11-11 18:24:46 +01:00
|
|
|
cd->min_delta_ns = clockevent_delta2ns(2, cd);
|
2007-11-01 02:57:55 +01:00
|
|
|
cd->rating = 200;
|
|
|
|
cd->irq = irq;
|
2008-12-13 11:50:26 +01:00
|
|
|
cd->cpumask = cpumask_of(cpu);
|
2007-11-01 02:57:55 +01:00
|
|
|
cd->set_next_event = sibyte_next_event;
|
2015-07-06 13:11:59 +02:00
|
|
|
cd->set_state_shutdown = sibyte_shutdown;
|
|
|
|
cd->set_state_periodic = sibyte_set_periodic;
|
|
|
|
cd->set_state_oneshot = sibyte_shutdown;
|
2007-11-01 02:57:55 +01:00
|
|
|
clockevents_register_device(cd);
|
|
|
|
|
|
|
|
sb1250_mask_irq(cpu, irq);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map the timer interrupt to IP[4] of this cpu
|
|
|
|
*/
|
|
|
|
__raw_writeq(IMR_IP4_VAL,
|
|
|
|
IOADDR(A_IMR_REGISTER(cpu, R_IMR_INTERRUPT_MAP_BASE) +
|
|
|
|
(irq << 3)));
|
|
|
|
|
|
|
|
sb1250_unmask_irq(cpu, irq);
|
|
|
|
|
2013-01-22 12:59:30 +01:00
|
|
|
action->handler = sibyte_counter_handler;
|
2011-11-22 15:38:03 +01:00
|
|
|
action->flags = IRQF_PERCPU | IRQF_TIMER;
|
2007-11-01 02:57:55 +01:00
|
|
|
action->name = name;
|
|
|
|
action->dev_id = cd;
|
2007-11-05 01:18:05 +01:00
|
|
|
|
2008-12-13 11:50:26 +01:00
|
|
|
irq_set_affinity(irq, cpumask_of(cpu));
|
2007-11-01 02:57:55 +01:00
|
|
|
setup_irq(irq, action);
|
|
|
|
}
|