2011-09-19 15:34:00 +02:00
|
|
|
/*
|
|
|
|
* Register cache access API
|
|
|
|
*
|
|
|
|
* Copyright 2011 Wolfson Microelectronics plc
|
|
|
|
*
|
|
|
|
* Author: Dimitris Papastamos <dp@opensource.wolfsonmicro.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <trace/events/regmap.h>
|
|
|
|
|
|
|
|
#include "internal.h"
|
|
|
|
|
|
|
|
static const struct regcache_ops *cache_types[] = {
|
2011-09-19 15:34:01 +02:00
|
|
|
®cache_indexed_ops,
|
2011-09-19 15:34:02 +02:00
|
|
|
®cache_rbtree_ops,
|
2011-09-19 15:34:03 +02:00
|
|
|
®cache_lzo_ops,
|
2011-09-19 15:34:00 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static int regcache_hw_init(struct regmap *map)
|
|
|
|
{
|
|
|
|
int i, j;
|
|
|
|
int ret;
|
|
|
|
int count;
|
|
|
|
unsigned int val;
|
|
|
|
void *tmp_buf;
|
|
|
|
|
|
|
|
if (!map->num_reg_defaults_raw)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (!map->reg_defaults_raw) {
|
|
|
|
dev_warn(map->dev, "No cache defaults, reading back from HW\n");
|
|
|
|
tmp_buf = kmalloc(map->cache_size_raw, GFP_KERNEL);
|
|
|
|
if (!tmp_buf)
|
|
|
|
return -EINVAL;
|
|
|
|
ret = regmap_bulk_read(map, 0, tmp_buf,
|
|
|
|
map->num_reg_defaults_raw);
|
|
|
|
if (ret < 0) {
|
|
|
|
kfree(tmp_buf);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
map->reg_defaults_raw = tmp_buf;
|
|
|
|
map->cache_free = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* calculate the size of reg_defaults */
|
|
|
|
for (count = 0, i = 0; i < map->num_reg_defaults_raw; i++) {
|
|
|
|
val = regcache_get_val(map->reg_defaults_raw,
|
|
|
|
i, map->cache_word_size);
|
|
|
|
if (!val)
|
|
|
|
continue;
|
|
|
|
count++;
|
|
|
|
}
|
|
|
|
|
|
|
|
map->reg_defaults = kmalloc(count * sizeof(struct reg_default),
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!map->reg_defaults)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
/* fill the reg_defaults */
|
|
|
|
map->num_reg_defaults = count;
|
|
|
|
for (i = 0, j = 0; i < map->num_reg_defaults_raw; i++) {
|
|
|
|
val = regcache_get_val(map->reg_defaults_raw,
|
|
|
|
i, map->cache_word_size);
|
|
|
|
if (!val)
|
|
|
|
continue;
|
|
|
|
map->reg_defaults[j].reg = i;
|
|
|
|
map->reg_defaults[j].def = val;
|
|
|
|
j++;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int regcache_init(struct regmap *map)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
int i;
|
|
|
|
void *tmp_buf;
|
|
|
|
|
2011-09-19 17:08:03 +02:00
|
|
|
if (map->cache_type == REGCACHE_NONE) {
|
|
|
|
map->cache_bypass = true;
|
2011-09-19 15:34:00 +02:00
|
|
|
return 0;
|
2011-09-19 17:08:03 +02:00
|
|
|
}
|
2011-09-19 15:34:00 +02:00
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(cache_types); i++)
|
|
|
|
if (cache_types[i]->type == map->cache_type)
|
|
|
|
break;
|
|
|
|
|
|
|
|
if (i == ARRAY_SIZE(cache_types)) {
|
|
|
|
dev_err(map->dev, "Could not match compress type: %d\n",
|
|
|
|
map->cache_type);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
map->cache = NULL;
|
|
|
|
map->cache_ops = cache_types[i];
|
|
|
|
|
|
|
|
if (!map->cache_ops->read ||
|
|
|
|
!map->cache_ops->write ||
|
|
|
|
!map->cache_ops->name)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
/* We still need to ensure that the reg_defaults
|
|
|
|
* won't vanish from under us. We'll need to make
|
|
|
|
* a copy of it.
|
|
|
|
*/
|
|
|
|
if (map->reg_defaults) {
|
|
|
|
if (!map->num_reg_defaults)
|
|
|
|
return -EINVAL;
|
|
|
|
tmp_buf = kmemdup(map->reg_defaults, map->num_reg_defaults *
|
|
|
|
sizeof(struct reg_default), GFP_KERNEL);
|
|
|
|
if (!tmp_buf)
|
|
|
|
return -ENOMEM;
|
|
|
|
map->reg_defaults = tmp_buf;
|
|
|
|
} else {
|
|
|
|
/* Some devices such as PMIC's don't have cache defaults,
|
|
|
|
* we cope with this by reading back the HW registers and
|
|
|
|
* crafting the cache defaults by hand.
|
|
|
|
*/
|
|
|
|
ret = regcache_hw_init(map);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!map->max_register)
|
|
|
|
map->max_register = map->num_reg_defaults_raw;
|
|
|
|
|
|
|
|
if (map->cache_ops->init) {
|
|
|
|
dev_dbg(map->dev, "Initializing %s cache\n",
|
|
|
|
map->cache_ops->name);
|
|
|
|
return map->cache_ops->init(map);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void regcache_exit(struct regmap *map)
|
|
|
|
{
|
|
|
|
if (map->cache_type == REGCACHE_NONE)
|
|
|
|
return;
|
|
|
|
|
|
|
|
BUG_ON(!map->cache_ops);
|
|
|
|
|
|
|
|
kfree(map->reg_defaults);
|
|
|
|
if (map->cache_free)
|
|
|
|
kfree(map->reg_defaults_raw);
|
|
|
|
|
|
|
|
if (map->cache_ops->exit) {
|
|
|
|
dev_dbg(map->dev, "Destroying %s cache\n",
|
|
|
|
map->cache_ops->name);
|
|
|
|
map->cache_ops->exit(map);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* regcache_read: Fetch the value of a given register from the cache.
|
|
|
|
*
|
|
|
|
* @map: map to configure.
|
|
|
|
* @reg: The register index.
|
|
|
|
* @value: The value to be returned.
|
|
|
|
*
|
|
|
|
* Return a negative value on failure, 0 on success.
|
|
|
|
*/
|
|
|
|
int regcache_read(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int *value)
|
|
|
|
{
|
|
|
|
if (map->cache_type == REGCACHE_NONE)
|
|
|
|
return -ENOSYS;
|
|
|
|
|
|
|
|
BUG_ON(!map->cache_ops);
|
|
|
|
|
|
|
|
if (!regmap_readable(map, reg))
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
if (!regmap_volatile(map, reg))
|
|
|
|
return map->cache_ops->read(map, reg, value);
|
|
|
|
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(regcache_read);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* regcache_write: Set the value of a given register in the cache.
|
|
|
|
*
|
|
|
|
* @map: map to configure.
|
|
|
|
* @reg: The register index.
|
|
|
|
* @value: The new register value.
|
|
|
|
*
|
|
|
|
* Return a negative value on failure, 0 on success.
|
|
|
|
*/
|
|
|
|
int regcache_write(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int value)
|
|
|
|
{
|
|
|
|
if (map->cache_type == REGCACHE_NONE)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
BUG_ON(!map->cache_ops);
|
|
|
|
|
|
|
|
if (!regmap_writeable(map, reg))
|
|
|
|
return -EIO;
|
|
|
|
|
|
|
|
if (!regmap_volatile(map, reg))
|
|
|
|
return map->cache_ops->write(map, reg, value);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(regcache_write);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* regcache_sync: Sync the register cache with the hardware.
|
|
|
|
*
|
|
|
|
* @map: map to configure.
|
|
|
|
*
|
|
|
|
* Any registers that should not be synced should be marked as
|
|
|
|
* volatile. In general drivers can choose not to use the provided
|
|
|
|
* syncing functionality if they so require.
|
|
|
|
*
|
|
|
|
* Return a negative value on failure, 0 on success.
|
|
|
|
*/
|
|
|
|
int regcache_sync(struct regmap *map)
|
|
|
|
{
|
2011-09-19 15:34:04 +02:00
|
|
|
int ret;
|
|
|
|
const char *name;
|
|
|
|
|
2011-09-19 15:34:00 +02:00
|
|
|
BUG_ON(!map->cache_ops);
|
|
|
|
|
|
|
|
if (map->cache_ops->sync) {
|
|
|
|
dev_dbg(map->dev, "Syncing %s cache\n",
|
|
|
|
map->cache_ops->name);
|
2011-09-19 15:34:04 +02:00
|
|
|
name = map->cache_ops->name;
|
|
|
|
trace_regcache_sync(map->dev, name, "start");
|
|
|
|
ret = map->cache_ops->sync(map);
|
|
|
|
trace_regcache_sync(map->dev, name, "stop");
|
2011-09-19 15:34:00 +02:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL_GPL(regcache_sync);
|
|
|
|
|
|
|
|
bool regcache_set_val(void *base, unsigned int idx,
|
|
|
|
unsigned int val, unsigned int word_size)
|
|
|
|
{
|
|
|
|
switch (word_size) {
|
|
|
|
case 1: {
|
|
|
|
u8 *cache = base;
|
|
|
|
if (cache[idx] == val)
|
|
|
|
return true;
|
|
|
|
cache[idx] = val;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case 2: {
|
|
|
|
u16 *cache = base;
|
|
|
|
if (cache[idx] == val)
|
|
|
|
return true;
|
|
|
|
cache[idx] = val;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
/* unreachable */
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned int regcache_get_val(const void *base, unsigned int idx,
|
|
|
|
unsigned int word_size)
|
|
|
|
{
|
|
|
|
if (!base)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
switch (word_size) {
|
|
|
|
case 1: {
|
|
|
|
const u8 *cache = base;
|
|
|
|
return cache[idx];
|
|
|
|
}
|
|
|
|
case 2: {
|
|
|
|
const u16 *cache = base;
|
|
|
|
return cache[idx];
|
|
|
|
}
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
/* unreachable */
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
int regcache_lookup_reg(struct regmap *map, unsigned int reg)
|
|
|
|
{
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
for (i = 0; i < map->num_reg_defaults; i++)
|
|
|
|
if (map->reg_defaults[i].reg == reg)
|
|
|
|
return i;
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
int regcache_insert_reg(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
void *tmp;
|
|
|
|
|
|
|
|
tmp = krealloc(map->reg_defaults,
|
|
|
|
(map->num_reg_defaults + 1) * sizeof(struct reg_default),
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!tmp)
|
|
|
|
return -ENOMEM;
|
|
|
|
map->reg_defaults = tmp;
|
|
|
|
map->num_reg_defaults++;
|
|
|
|
map->reg_defaults[map->num_reg_defaults - 1].reg = reg;
|
|
|
|
map->reg_defaults[map->num_reg_defaults - 1].def = val;
|
|
|
|
return 0;
|
|
|
|
}
|