2007-05-08 09:40:18 +02:00
|
|
|
/*
|
2009-06-06 18:43:16 +02:00
|
|
|
* Xilinx TFT frame buffer driver
|
2007-05-08 09:40:18 +02:00
|
|
|
*
|
|
|
|
* Author: MontaVista Software, Inc.
|
|
|
|
* source@mvista.com
|
|
|
|
*
|
2007-10-04 18:48:37 +02:00
|
|
|
* 2002-2007 (c) MontaVista Software, Inc.
|
|
|
|
* 2007 (c) Secret Lab Technologies, Ltd.
|
2009-06-06 18:43:16 +02:00
|
|
|
* 2009 (c) Xilinx Inc.
|
2007-10-04 18:48:37 +02:00
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
* kind, whether express or implied.
|
2007-05-08 09:40:18 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This driver was based on au1100fb.c by MontaVista rewritten for 2.6
|
|
|
|
* by Embedded Alley Solutions <source@embeddedalley.com>, which in turn
|
|
|
|
* was based on skeletonfb.c, Skeleton for a frame buffer device by
|
|
|
|
* Geert Uytterhoeven.
|
|
|
|
*/
|
|
|
|
|
2007-10-04 18:48:36 +02:00
|
|
|
#include <linux/device.h>
|
2007-05-08 09:40:18 +02:00
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/fb.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
2007-10-04 18:48:37 +02:00
|
|
|
#include <linux/of_device.h>
|
|
|
|
#include <linux/of_platform.h>
|
2010-10-07 09:39:03 +02:00
|
|
|
#include <linux/of_address.h>
|
2009-06-06 18:43:16 +02:00
|
|
|
#include <linux/io.h>
|
2007-09-30 23:47:00 +02:00
|
|
|
#include <linux/xilinxfb.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 09:04:11 +01:00
|
|
|
#include <linux/slab.h>
|
2010-10-07 09:39:03 +02:00
|
|
|
|
|
|
|
#ifdef CONFIG_PPC_DCR
|
2009-06-06 18:43:16 +02:00
|
|
|
#include <asm/dcr.h>
|
2010-10-07 09:39:03 +02:00
|
|
|
#endif
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
#define DRIVER_NAME "xilinxfb"
|
2009-06-06 18:43:16 +02:00
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
/*
|
2013-06-03 12:13:18 +02:00
|
|
|
* Xilinx calls it "TFT LCD Controller" though it can also be used for
|
2009-06-06 18:43:16 +02:00
|
|
|
* the VGA port on the Xilinx ML40x board. This is a hardware display
|
|
|
|
* controller for a 640x480 resolution TFT or VGA screen.
|
2007-05-08 09:40:18 +02:00
|
|
|
*
|
|
|
|
* The interface to the framebuffer is nice and simple. There are two
|
|
|
|
* control registers. The first tells the LCD interface where in memory
|
|
|
|
* the frame buffer is (only the 11 most significant bits are used, so
|
|
|
|
* don't start thinking about scrolling). The second allows the LCD to
|
|
|
|
* be turned on or off as well as rotated 180 degrees.
|
2009-06-06 18:43:16 +02:00
|
|
|
*
|
2013-06-03 12:13:18 +02:00
|
|
|
* In case of direct BUS access the second control register will be at
|
2009-06-06 18:43:16 +02:00
|
|
|
* an offset of 4 as compared to the DCR access where the offset is 1
|
|
|
|
* i.e. REG_CTRL. So this is taken care in the function
|
2013-06-03 12:13:17 +02:00
|
|
|
* xilinx_fb_out32 where it left shifts the offset 2 times in case of
|
2013-06-03 12:13:18 +02:00
|
|
|
* direct BUS access.
|
2007-05-08 09:40:18 +02:00
|
|
|
*/
|
|
|
|
#define NUM_REGS 2
|
|
|
|
#define REG_FB_ADDR 0
|
|
|
|
#define REG_CTRL 1
|
|
|
|
#define REG_CTRL_ENABLE 0x0001
|
|
|
|
#define REG_CTRL_ROTATE 0x0002
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The hardware only handles a single mode: 640x480 24 bit true
|
|
|
|
* color. Each pixel gets a word (32 bits) of memory. Within each word,
|
|
|
|
* the 8 most significant bits are ignored, the next 8 bits are the red
|
|
|
|
* level, the next 8 bits are the green level and the 8 least
|
|
|
|
* significant bits are the blue level. Each row of the LCD uses 1024
|
|
|
|
* words, but only the first 640 pixels are displayed with the other 384
|
|
|
|
* words being ignored. There are 480 rows.
|
|
|
|
*/
|
|
|
|
#define BYTES_PER_PIXEL 4
|
|
|
|
#define BITS_PER_PIXEL (BYTES_PER_PIXEL * 8)
|
|
|
|
|
|
|
|
#define RED_SHIFT 16
|
|
|
|
#define GREEN_SHIFT 8
|
|
|
|
#define BLUE_SHIFT 0
|
|
|
|
|
|
|
|
#define PALETTE_ENTRIES_NO 16 /* passed to fb_alloc_cmap() */
|
|
|
|
|
2007-10-10 20:31:46 +02:00
|
|
|
/*
|
|
|
|
* Default xilinxfb configuration
|
|
|
|
*/
|
|
|
|
static struct xilinxfb_platform_data xilinx_fb_default_pdata = {
|
2007-10-10 20:31:51 +02:00
|
|
|
.xres = 640,
|
|
|
|
.yres = 480,
|
|
|
|
.xvirt = 1024,
|
2007-10-14 06:13:32 +02:00
|
|
|
.yvirt = 480,
|
2007-10-10 20:31:46 +02:00
|
|
|
};
|
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
/*
|
|
|
|
* Here are the default fb_fix_screeninfo and fb_var_screeninfo structures
|
|
|
|
*/
|
2007-07-31 09:37:38 +02:00
|
|
|
static struct fb_fix_screeninfo xilinx_fb_fix = {
|
2007-05-08 09:40:18 +02:00
|
|
|
.id = "Xilinx",
|
|
|
|
.type = FB_TYPE_PACKED_PIXELS,
|
|
|
|
.visual = FB_VISUAL_TRUECOLOR,
|
|
|
|
.accel = FB_ACCEL_NONE
|
|
|
|
};
|
|
|
|
|
2007-07-31 09:37:38 +02:00
|
|
|
static struct fb_var_screeninfo xilinx_fb_var = {
|
2007-05-08 09:40:18 +02:00
|
|
|
.bits_per_pixel = BITS_PER_PIXEL,
|
|
|
|
|
|
|
|
.red = { RED_SHIFT, 8, 0 },
|
|
|
|
.green = { GREEN_SHIFT, 8, 0 },
|
|
|
|
.blue = { BLUE_SHIFT, 8, 0 },
|
|
|
|
.transp = { 0, 0, 0 },
|
|
|
|
|
|
|
|
.activate = FB_ACTIVATE_NOW
|
|
|
|
};
|
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
|
2013-06-03 12:13:18 +02:00
|
|
|
#define BUS_ACCESS_FLAG 0x1 /* 1 = BUS, 0 = DCR */
|
2009-06-06 18:43:16 +02:00
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
struct xilinxfb_drvdata {
|
|
|
|
|
|
|
|
struct fb_info info; /* FB driver info record */
|
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
phys_addr_t regs_phys; /* phys. address of the control
|
|
|
|
registers */
|
|
|
|
void __iomem *regs; /* virt. address of the control
|
|
|
|
registers */
|
2010-10-07 09:39:03 +02:00
|
|
|
#ifdef CONFIG_PPC_DCR
|
2009-06-06 18:43:16 +02:00
|
|
|
dcr_host_t dcr_host;
|
|
|
|
unsigned int dcr_len;
|
2010-10-07 09:39:03 +02:00
|
|
|
#endif
|
2007-10-04 18:48:37 +02:00
|
|
|
void *fb_virt; /* virt. address of the frame buffer */
|
2007-05-08 09:40:18 +02:00
|
|
|
dma_addr_t fb_phys; /* phys. address of the frame buffer */
|
2007-10-10 20:31:56 +02:00
|
|
|
int fb_alloced; /* Flag, was the fb memory alloced? */
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
u8 flags; /* features of the driver */
|
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
u32 reg_ctrl_default;
|
|
|
|
|
|
|
|
u32 pseudo_palette[PALETTE_ENTRIES_NO];
|
|
|
|
/* Fake palette of 16 colors */
|
|
|
|
};
|
|
|
|
|
|
|
|
#define to_xilinxfb_drvdata(_info) \
|
|
|
|
container_of(_info, struct xilinxfb_drvdata, info)
|
|
|
|
|
|
|
|
/*
|
2013-06-03 12:13:18 +02:00
|
|
|
* The XPS TFT Controller can be accessed through BUS or DCR interface.
|
2009-06-06 18:43:16 +02:00
|
|
|
* To perform the read/write on the registers we need to check on
|
|
|
|
* which bus its connected and call the appropriate write API.
|
2007-05-08 09:40:18 +02:00
|
|
|
*/
|
2013-06-03 12:13:17 +02:00
|
|
|
static void xilinx_fb_out32(struct xilinxfb_drvdata *drvdata, u32 offset,
|
2009-06-06 18:43:16 +02:00
|
|
|
u32 val)
|
|
|
|
{
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG)
|
2009-06-06 18:43:16 +02:00
|
|
|
out_be32(drvdata->regs + (offset << 2), val);
|
2010-10-07 09:39:03 +02:00
|
|
|
#ifdef CONFIG_PPC_DCR
|
2009-06-06 18:43:16 +02:00
|
|
|
else
|
|
|
|
dcr_write(drvdata->dcr_host, offset, val);
|
2010-10-07 09:39:03 +02:00
|
|
|
#endif
|
2009-06-06 18:43:16 +02:00
|
|
|
}
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
static int
|
|
|
|
xilinx_fb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,
|
|
|
|
unsigned transp, struct fb_info *fbi)
|
|
|
|
{
|
|
|
|
u32 *palette = fbi->pseudo_palette;
|
|
|
|
|
|
|
|
if (regno >= PALETTE_ENTRIES_NO)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
if (fbi->var.grayscale) {
|
|
|
|
/* Convert color to grayscale.
|
|
|
|
* grayscale = 0.30*R + 0.59*G + 0.11*B */
|
|
|
|
red = green = blue =
|
|
|
|
(red * 77 + green * 151 + blue * 28 + 127) >> 8;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* fbi->fix.visual is always FB_VISUAL_TRUECOLOR */
|
|
|
|
|
|
|
|
/* We only handle 8 bits of each color. */
|
|
|
|
red >>= 8;
|
|
|
|
green >>= 8;
|
|
|
|
blue >>= 8;
|
|
|
|
palette[regno] = (red << RED_SHIFT) | (green << GREEN_SHIFT) |
|
|
|
|
(blue << BLUE_SHIFT);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
xilinx_fb_blank(int blank_mode, struct fb_info *fbi)
|
|
|
|
{
|
|
|
|
struct xilinxfb_drvdata *drvdata = to_xilinxfb_drvdata(fbi);
|
|
|
|
|
|
|
|
switch (blank_mode) {
|
|
|
|
case FB_BLANK_UNBLANK:
|
|
|
|
/* turn on panel */
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL, drvdata->reg_ctrl_default);
|
2007-05-08 09:40:18 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case FB_BLANK_NORMAL:
|
|
|
|
case FB_BLANK_VSYNC_SUSPEND:
|
|
|
|
case FB_BLANK_HSYNC_SUSPEND:
|
|
|
|
case FB_BLANK_POWERDOWN:
|
|
|
|
/* turn off panel */
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL, 0);
|
2007-05-08 09:40:18 +02:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
|
|
|
|
}
|
|
|
|
return 0; /* success */
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct fb_ops xilinxfb_ops =
|
|
|
|
{
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.fb_setcolreg = xilinx_fb_setcolreg,
|
|
|
|
.fb_blank = xilinx_fb_blank,
|
|
|
|
.fb_fillrect = cfb_fillrect,
|
|
|
|
.fb_copyarea = cfb_copyarea,
|
|
|
|
.fb_imageblit = cfb_imageblit,
|
|
|
|
};
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
/* ---------------------------------------------------------------------
|
|
|
|
* Bus independent setup/teardown
|
|
|
|
*/
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
static int xilinxfb_assign(struct device *dev,
|
|
|
|
struct xilinxfb_drvdata *drvdata,
|
|
|
|
unsigned long physaddr,
|
2007-10-10 20:31:46 +02:00
|
|
|
struct xilinxfb_platform_data *pdata)
|
2007-05-08 09:40:18 +02:00
|
|
|
{
|
2007-10-04 18:48:37 +02:00
|
|
|
int rc;
|
2007-10-10 20:31:51 +02:00
|
|
|
int fbsize = pdata->xvirt * pdata->yvirt * BYTES_PER_PIXEL;
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG) {
|
2009-06-06 18:43:16 +02:00
|
|
|
/*
|
|
|
|
* Map the control registers in if the controller
|
2013-06-03 12:13:18 +02:00
|
|
|
* is on direct BUS interface.
|
2009-06-06 18:43:16 +02:00
|
|
|
*/
|
|
|
|
if (!request_mem_region(physaddr, 8, DRIVER_NAME)) {
|
|
|
|
dev_err(dev, "Couldn't lock memory region at 0x%08lX\n",
|
|
|
|
physaddr);
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto err_region;
|
|
|
|
}
|
|
|
|
|
|
|
|
drvdata->regs_phys = physaddr;
|
|
|
|
drvdata->regs = ioremap(physaddr, 8);
|
|
|
|
if (!drvdata->regs) {
|
|
|
|
dev_err(dev, "Couldn't lock memory region at 0x%08lX\n",
|
|
|
|
physaddr);
|
|
|
|
rc = -ENODEV;
|
|
|
|
goto err_map;
|
|
|
|
}
|
2007-05-08 09:40:18 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Allocate the framebuffer memory */
|
2007-10-10 20:31:56 +02:00
|
|
|
if (pdata->fb_phys) {
|
|
|
|
drvdata->fb_phys = pdata->fb_phys;
|
|
|
|
drvdata->fb_virt = ioremap(pdata->fb_phys, fbsize);
|
|
|
|
} else {
|
|
|
|
drvdata->fb_alloced = 1;
|
|
|
|
drvdata->fb_virt = dma_alloc_coherent(dev, PAGE_ALIGN(fbsize),
|
|
|
|
&drvdata->fb_phys, GFP_KERNEL);
|
|
|
|
}
|
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
if (!drvdata->fb_virt) {
|
2007-10-04 18:48:36 +02:00
|
|
|
dev_err(dev, "Could not allocate frame buffer memory\n");
|
2007-10-04 18:48:37 +02:00
|
|
|
rc = -ENOMEM;
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG)
|
2009-06-06 18:43:16 +02:00
|
|
|
goto err_fbmem;
|
|
|
|
else
|
|
|
|
goto err_region;
|
2007-05-08 09:40:18 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Clear (turn to black) the framebuffer */
|
2007-10-10 20:31:51 +02:00
|
|
|
memset_io((void __iomem *)drvdata->fb_virt, 0, fbsize);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
/* Tell the hardware where the frame buffer is */
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_FB_ADDR, drvdata->fb_phys);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
/* Turn on the display */
|
2007-07-31 09:37:39 +02:00
|
|
|
drvdata->reg_ctrl_default = REG_CTRL_ENABLE;
|
2007-10-10 20:31:46 +02:00
|
|
|
if (pdata->rotate_screen)
|
2007-07-31 09:37:39 +02:00
|
|
|
drvdata->reg_ctrl_default |= REG_CTRL_ROTATE;
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL,
|
2009-06-06 18:43:16 +02:00
|
|
|
drvdata->reg_ctrl_default);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
/* Fill struct fb_info */
|
|
|
|
drvdata->info.device = dev;
|
2007-10-04 18:48:37 +02:00
|
|
|
drvdata->info.screen_base = (void __iomem *)drvdata->fb_virt;
|
2007-05-08 09:40:18 +02:00
|
|
|
drvdata->info.fbops = &xilinxfb_ops;
|
|
|
|
drvdata->info.fix = xilinx_fb_fix;
|
|
|
|
drvdata->info.fix.smem_start = drvdata->fb_phys;
|
2007-10-10 20:31:51 +02:00
|
|
|
drvdata->info.fix.smem_len = fbsize;
|
|
|
|
drvdata->info.fix.line_length = pdata->xvirt * BYTES_PER_PIXEL;
|
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
drvdata->info.pseudo_palette = drvdata->pseudo_palette;
|
2007-10-04 18:48:37 +02:00
|
|
|
drvdata->info.flags = FBINFO_DEFAULT;
|
|
|
|
drvdata->info.var = xilinx_fb_var;
|
2007-10-10 20:31:51 +02:00
|
|
|
drvdata->info.var.height = pdata->screen_height_mm;
|
|
|
|
drvdata->info.var.width = pdata->screen_width_mm;
|
|
|
|
drvdata->info.var.xres = pdata->xres;
|
|
|
|
drvdata->info.var.yres = pdata->yres;
|
|
|
|
drvdata->info.var.xres_virtual = pdata->xvirt;
|
|
|
|
drvdata->info.var.yres_virtual = pdata->yvirt;
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
/* Allocate a colour map */
|
|
|
|
rc = fb_alloc_cmap(&drvdata->info.cmap, PALETTE_ENTRIES_NO, 0);
|
|
|
|
if (rc) {
|
2007-10-04 18:48:36 +02:00
|
|
|
dev_err(dev, "Fail to allocate colormap (%d entries)\n",
|
2007-05-08 09:40:18 +02:00
|
|
|
PALETTE_ENTRIES_NO);
|
2007-10-04 18:48:37 +02:00
|
|
|
goto err_cmap;
|
2007-05-08 09:40:18 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Register new frame buffer */
|
2007-10-04 18:48:37 +02:00
|
|
|
rc = register_framebuffer(&drvdata->info);
|
|
|
|
if (rc) {
|
2007-10-04 18:48:36 +02:00
|
|
|
dev_err(dev, "Could not register frame buffer\n");
|
2007-10-04 18:48:37 +02:00
|
|
|
goto err_regfb;
|
2007-05-08 09:40:18 +02:00
|
|
|
}
|
|
|
|
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG) {
|
2009-06-06 18:43:16 +02:00
|
|
|
/* Put a banner in the log (for DEBUG) */
|
|
|
|
dev_dbg(dev, "regs: phys=%lx, virt=%p\n", physaddr,
|
|
|
|
drvdata->regs);
|
|
|
|
}
|
2007-10-04 18:48:36 +02:00
|
|
|
/* Put a banner in the log (for DEBUG) */
|
2009-06-17 08:30:02 +02:00
|
|
|
dev_dbg(dev, "fb: phys=%llx, virt=%p, size=%x\n",
|
|
|
|
(unsigned long long)drvdata->fb_phys, drvdata->fb_virt, fbsize);
|
2007-10-10 20:31:51 +02:00
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
return 0; /* success */
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
err_regfb:
|
2007-05-08 09:40:18 +02:00
|
|
|
fb_dealloc_cmap(&drvdata->info.cmap);
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
err_cmap:
|
2007-10-10 20:31:56 +02:00
|
|
|
if (drvdata->fb_alloced)
|
|
|
|
dma_free_coherent(dev, PAGE_ALIGN(fbsize), drvdata->fb_virt,
|
|
|
|
drvdata->fb_phys);
|
2009-06-06 18:43:16 +02:00
|
|
|
else
|
|
|
|
iounmap(drvdata->fb_virt);
|
|
|
|
|
2007-05-08 09:40:18 +02:00
|
|
|
/* Turn off the display */
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL, 0);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
err_fbmem:
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG)
|
2009-06-06 18:43:16 +02:00
|
|
|
iounmap(drvdata->regs);
|
2007-10-04 18:48:37 +02:00
|
|
|
|
|
|
|
err_map:
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG)
|
2009-06-06 18:43:16 +02:00
|
|
|
release_mem_region(physaddr, 8);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
err_region:
|
2007-05-08 09:40:18 +02:00
|
|
|
kfree(drvdata);
|
|
|
|
dev_set_drvdata(dev, NULL);
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
return rc;
|
2007-05-08 09:40:18 +02:00
|
|
|
}
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
static int xilinxfb_release(struct device *dev)
|
2007-05-08 09:40:18 +02:00
|
|
|
{
|
2007-10-04 18:48:37 +02:00
|
|
|
struct xilinxfb_drvdata *drvdata = dev_get_drvdata(dev);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
#if !defined(CONFIG_FRAMEBUFFER_CONSOLE) && defined(CONFIG_LOGO)
|
|
|
|
xilinx_fb_blank(VESA_POWERDOWN, &drvdata->info);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
unregister_framebuffer(&drvdata->info);
|
|
|
|
|
|
|
|
fb_dealloc_cmap(&drvdata->info.cmap);
|
|
|
|
|
2007-10-10 20:31:56 +02:00
|
|
|
if (drvdata->fb_alloced)
|
|
|
|
dma_free_coherent(dev, PAGE_ALIGN(drvdata->info.fix.smem_len),
|
|
|
|
drvdata->fb_virt, drvdata->fb_phys);
|
2009-06-06 18:43:16 +02:00
|
|
|
else
|
|
|
|
iounmap(drvdata->fb_virt);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
/* Turn off the display */
|
2013-06-03 12:13:17 +02:00
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL, 0);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
/* Release the resources, as allocated based on interface */
|
2013-06-03 12:13:18 +02:00
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG) {
|
2009-06-06 18:43:16 +02:00
|
|
|
iounmap(drvdata->regs);
|
|
|
|
release_mem_region(drvdata->regs_phys, 8);
|
2010-10-07 09:39:03 +02:00
|
|
|
}
|
|
|
|
#ifdef CONFIG_PPC_DCR
|
|
|
|
else
|
2009-06-06 18:43:16 +02:00
|
|
|
dcr_unmap(drvdata->dcr_host, drvdata->dcr_len);
|
2010-10-07 09:39:03 +02:00
|
|
|
#endif
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
kfree(drvdata);
|
|
|
|
dev_set_drvdata(dev, NULL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-10-04 18:48:37 +02:00
|
|
|
/* ---------------------------------------------------------------------
|
|
|
|
* OF bus binding
|
|
|
|
*/
|
|
|
|
|
2012-12-21 22:07:39 +01:00
|
|
|
static int xilinxfb_of_probe(struct platform_device *op)
|
2007-10-04 18:48:37 +02:00
|
|
|
{
|
|
|
|
const u32 *prop;
|
2013-06-03 12:13:16 +02:00
|
|
|
u32 tft_access = 0;
|
2007-10-10 20:31:46 +02:00
|
|
|
struct xilinxfb_platform_data pdata;
|
2009-06-06 18:43:16 +02:00
|
|
|
struct resource res;
|
2010-10-07 09:39:03 +02:00
|
|
|
int size, rc;
|
2009-06-06 18:43:16 +02:00
|
|
|
struct xilinxfb_drvdata *drvdata;
|
2007-10-04 18:48:37 +02:00
|
|
|
|
2007-10-10 20:31:46 +02:00
|
|
|
/* Copy with the default pdata (not a ptr reference!) */
|
|
|
|
pdata = xilinx_fb_default_pdata;
|
|
|
|
|
2009-06-17 08:30:02 +02:00
|
|
|
/* Allocate the driver data region */
|
|
|
|
drvdata = kzalloc(sizeof(*drvdata), GFP_KERNEL);
|
|
|
|
if (!drvdata) {
|
|
|
|
dev_err(&op->dev, "Couldn't allocate device private record\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
/*
|
2013-06-03 12:13:18 +02:00
|
|
|
* To check whether the core is connected directly to DCR or BUS
|
2009-06-06 18:43:16 +02:00
|
|
|
* interface and initialize the tft_access accordingly.
|
|
|
|
*/
|
2013-06-03 12:13:16 +02:00
|
|
|
of_property_read_u32(op->dev.of_node, "xlnx,dcr-splb-slave-if",
|
|
|
|
&tft_access);
|
2009-06-06 18:43:16 +02:00
|
|
|
|
|
|
|
/*
|
2013-06-03 12:13:18 +02:00
|
|
|
* Fill the resource structure if its direct BUS interface
|
2009-06-06 18:43:16 +02:00
|
|
|
* otherwise fill the dcr_host structure.
|
|
|
|
*/
|
|
|
|
if (tft_access) {
|
2013-06-03 12:13:18 +02:00
|
|
|
drvdata->flags |= BUS_ACCESS_FLAG;
|
2010-04-14 01:12:29 +02:00
|
|
|
rc = of_address_to_resource(op->dev.of_node, 0, &res);
|
2009-06-06 18:43:16 +02:00
|
|
|
if (rc) {
|
|
|
|
dev_err(&op->dev, "invalid address\n");
|
2009-06-17 08:30:02 +02:00
|
|
|
goto err;
|
2009-06-06 18:43:16 +02:00
|
|
|
}
|
2010-10-07 09:39:03 +02:00
|
|
|
}
|
|
|
|
#ifdef CONFIG_PPC_DCR
|
|
|
|
else {
|
|
|
|
int start;
|
2009-06-17 08:30:02 +02:00
|
|
|
res.start = 0;
|
2010-04-14 01:12:29 +02:00
|
|
|
start = dcr_resource_start(op->dev.of_node, 0);
|
|
|
|
drvdata->dcr_len = dcr_resource_len(op->dev.of_node, 0);
|
|
|
|
drvdata->dcr_host = dcr_map(op->dev.of_node, start, drvdata->dcr_len);
|
2009-06-17 08:30:02 +02:00
|
|
|
if (!DCR_MAP_OK(drvdata->dcr_host)) {
|
|
|
|
dev_err(&op->dev, "invalid DCR address\n");
|
|
|
|
goto err;
|
2009-06-06 18:43:16 +02:00
|
|
|
}
|
2007-10-04 18:48:37 +02:00
|
|
|
}
|
2010-10-07 09:39:03 +02:00
|
|
|
#endif
|
2007-10-04 18:48:37 +02:00
|
|
|
|
2010-04-14 01:12:29 +02:00
|
|
|
prop = of_get_property(op->dev.of_node, "phys-size", &size);
|
2007-10-04 18:48:37 +02:00
|
|
|
if ((prop) && (size >= sizeof(u32)*2)) {
|
2007-10-10 20:31:46 +02:00
|
|
|
pdata.screen_width_mm = prop[0];
|
|
|
|
pdata.screen_height_mm = prop[1];
|
2007-10-04 18:48:37 +02:00
|
|
|
}
|
|
|
|
|
2010-04-14 01:12:29 +02:00
|
|
|
prop = of_get_property(op->dev.of_node, "resolution", &size);
|
2007-10-10 20:31:51 +02:00
|
|
|
if ((prop) && (size >= sizeof(u32)*2)) {
|
|
|
|
pdata.xres = prop[0];
|
|
|
|
pdata.yres = prop[1];
|
|
|
|
}
|
|
|
|
|
2010-04-14 01:12:29 +02:00
|
|
|
prop = of_get_property(op->dev.of_node, "virtual-resolution", &size);
|
2007-10-10 20:31:51 +02:00
|
|
|
if ((prop) && (size >= sizeof(u32)*2)) {
|
|
|
|
pdata.xvirt = prop[0];
|
|
|
|
pdata.yvirt = prop[1];
|
|
|
|
}
|
|
|
|
|
2010-04-14 01:12:29 +02:00
|
|
|
if (of_find_property(op->dev.of_node, "rotate-display", NULL))
|
2007-10-10 20:31:46 +02:00
|
|
|
pdata.rotate_screen = 1;
|
2007-10-04 18:48:37 +02:00
|
|
|
|
2009-06-06 18:43:16 +02:00
|
|
|
dev_set_drvdata(&op->dev, drvdata);
|
2009-06-17 08:30:02 +02:00
|
|
|
return xilinxfb_assign(&op->dev, drvdata, res.start, &pdata);
|
2009-06-06 18:43:16 +02:00
|
|
|
|
2009-06-17 08:30:02 +02:00
|
|
|
err:
|
|
|
|
kfree(drvdata);
|
|
|
|
return -ENODEV;
|
2007-10-04 18:48:37 +02:00
|
|
|
}
|
|
|
|
|
2012-12-21 22:07:39 +01:00
|
|
|
static int xilinxfb_of_remove(struct platform_device *op)
|
2007-10-04 18:48:37 +02:00
|
|
|
{
|
|
|
|
return xilinxfb_release(&op->dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Match table for of_platform binding */
|
2012-12-21 22:07:39 +01:00
|
|
|
static struct of_device_id xilinxfb_of_match[] = {
|
2009-06-06 18:43:16 +02:00
|
|
|
{ .compatible = "xlnx,xps-tft-1.00.a", },
|
2010-07-27 13:24:13 +02:00
|
|
|
{ .compatible = "xlnx,xps-tft-2.00.a", },
|
|
|
|
{ .compatible = "xlnx,xps-tft-2.01.a", },
|
2008-01-08 20:35:05 +01:00
|
|
|
{ .compatible = "xlnx,plb-tft-cntlr-ref-1.00.a", },
|
2009-06-06 18:43:16 +02:00
|
|
|
{ .compatible = "xlnx,plb-dvi-cntlr-ref-1.00.c", },
|
2007-10-04 18:48:37 +02:00
|
|
|
{},
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, xilinxfb_of_match);
|
|
|
|
|
2011-02-23 05:07:43 +01:00
|
|
|
static struct platform_driver xilinxfb_of_driver = {
|
2007-10-04 18:48:37 +02:00
|
|
|
.probe = xilinxfb_of_probe,
|
2012-12-21 22:07:39 +01:00
|
|
|
.remove = xilinxfb_of_remove,
|
2007-10-04 18:48:37 +02:00
|
|
|
.driver = {
|
|
|
|
.name = DRIVER_NAME,
|
2010-04-14 01:13:02 +02:00
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.of_match_table = xilinxfb_of_match,
|
2007-10-04 18:48:37 +02:00
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2011-11-26 03:25:54 +01:00
|
|
|
module_platform_driver(xilinxfb_of_driver);
|
2007-05-08 09:40:18 +02:00
|
|
|
|
|
|
|
MODULE_AUTHOR("MontaVista Software, Inc. <source@mvista.com>");
|
2009-06-06 18:43:16 +02:00
|
|
|
MODULE_DESCRIPTION("Xilinx TFT frame buffer driver");
|
2007-05-08 09:40:18 +02:00
|
|
|
MODULE_LICENSE("GPL");
|