2013-03-21 11:01:36 +01:00
|
|
|
/*
|
|
|
|
* r8a7778 processor support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
|
2013-04-04 20:55:46 +02:00
|
|
|
* Copyright (C) 2013 Cogent Embedded, Inc.
|
2013-03-21 11:01:36 +01:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
2016-03-08 01:42:07 +01:00
|
|
|
#include <linux/clk/renesas.h>
|
2013-03-21 11:01:36 +01:00
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/irqchip.h>
|
2014-06-20 18:53:04 +02:00
|
|
|
|
2013-03-21 11:01:36 +01:00
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
2014-06-17 09:47:37 +02:00
|
|
|
#include "common.h"
|
2013-03-21 11:01:36 +01:00
|
|
|
|
2015-02-16 17:58:49 +01:00
|
|
|
#define MODEMR 0xffcc0020
|
|
|
|
|
|
|
|
static void __init r8a7778_timer_init(void)
|
|
|
|
{
|
|
|
|
u32 mode;
|
|
|
|
void __iomem *modemr = ioremap_nocache(MODEMR, 4);
|
|
|
|
|
|
|
|
BUG_ON(!modemr);
|
|
|
|
mode = ioread32(modemr);
|
|
|
|
iounmap(modemr);
|
|
|
|
r8a7778_clocks_init(mode);
|
|
|
|
}
|
|
|
|
|
2013-03-21 11:01:36 +01:00
|
|
|
#define INT2SMSKCR0 0x82288 /* 0xfe782288 */
|
|
|
|
#define INT2SMSKCR1 0x8228c /* 0xfe78228c */
|
|
|
|
|
|
|
|
#define INT2NTSR0 0x00018 /* 0xfe700018 */
|
|
|
|
#define INT2NTSR1 0x0002c /* 0xfe70002c */
|
2015-09-30 17:50:19 +02:00
|
|
|
|
|
|
|
static void __init r8a7778_init_irq_dt(void)
|
2013-03-21 11:01:36 +01:00
|
|
|
{
|
|
|
|
void __iomem *base = ioremap_nocache(0xfe700000, 0x00100000);
|
|
|
|
|
|
|
|
BUG_ON(!base);
|
|
|
|
|
2013-07-09 10:48:34 +02:00
|
|
|
irqchip_init();
|
2015-08-14 15:51:03 +02:00
|
|
|
|
2013-03-21 11:01:36 +01:00
|
|
|
/* route all interrupts to ARM */
|
|
|
|
__raw_writel(0x73ffffff, base + INT2NTSR0);
|
|
|
|
__raw_writel(0xffffffff, base + INT2NTSR1);
|
|
|
|
|
|
|
|
/* unmask all known interrupts in INTCS2 */
|
|
|
|
__raw_writel(0x08330773, base + INT2SMSKCR0);
|
|
|
|
__raw_writel(0x00311110, base + INT2SMSKCR1);
|
|
|
|
|
|
|
|
iounmap(base);
|
|
|
|
}
|
|
|
|
|
2015-07-28 00:27:52 +02:00
|
|
|
static const char *const r8a7778_compat_dt[] __initconst = {
|
2013-03-21 11:01:36 +01:00
|
|
|
"renesas,r8a7778",
|
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
|
|
|
DT_MACHINE_START(R8A7778_DT, "Generic R8A7778 (Flattened Device Tree)")
|
2014-10-17 14:24:38 +02:00
|
|
|
.init_early = shmobile_init_delay,
|
2013-03-21 11:01:36 +01:00
|
|
|
.init_irq = r8a7778_init_irq_dt,
|
2014-07-31 01:32:50 +02:00
|
|
|
.init_late = shmobile_init_late,
|
2015-02-16 17:58:49 +01:00
|
|
|
.init_time = r8a7778_timer_init,
|
2013-03-21 11:01:36 +01:00
|
|
|
.dt_compat = r8a7778_compat_dt,
|
|
|
|
MACHINE_END
|