[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
/*
|
|
|
|
* arch/arm/mach-ep93xx/core.c
|
|
|
|
* Core routines for Cirrus EP93xx chips.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
|
2007-11-26 18:49:08 +01:00
|
|
|
* Copyright (C) 2007 Herbert Valerio Riedel <hvr@gnu.org>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
*
|
|
|
|
* Thanks go to Michael Burian and Ray Lehtiniemi for their key
|
|
|
|
* role in the ep93xx linux community.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or (at
|
|
|
|
* your option) any later version.
|
|
|
|
*/
|
|
|
|
|
2010-01-11 19:33:16 +01:00
|
|
|
#define pr_fmt(fmt) "ep93xx " KBUILD_MODNAME ": " fmt
|
|
|
|
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
2009-07-06 18:39:50 +02:00
|
|
|
#include <linux/platform_device.h>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
#include <linux/interrupt.h>
|
2008-10-29 22:14:52 +01:00
|
|
|
#include <linux/dma-mapping.h>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
#include <linux/timex.h>
|
2010-02-18 18:16:11 +01:00
|
|
|
#include <linux/irq.h>
|
2009-07-06 18:39:50 +02:00
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/gpio.h>
|
2009-07-20 19:22:36 +02:00
|
|
|
#include <linux/leds.h>
|
2006-03-27 00:16:39 +02:00
|
|
|
#include <linux/termios.h>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
#include <linux/amba/bus.h>
|
2006-03-27 00:16:39 +02:00
|
|
|
#include <linux/amba/serial.h>
|
2010-06-10 17:19:08 +02:00
|
|
|
#include <linux/mtd/physmap.h>
|
2008-10-17 00:57:03 +02:00
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/i2c-gpio.h>
|
2010-05-11 16:34:54 +02:00
|
|
|
#include <linux/spi/spi.h>
|
2011-07-31 22:17:29 +02:00
|
|
|
#include <linux/export.h>
|
2013-01-07 16:45:59 +01:00
|
|
|
#include <linux/irqchip/arm-vic.h>
|
2013-07-09 01:01:40 +02:00
|
|
|
#include <linux/reboot.h>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
2008-08-05 17:14:15 +02:00
|
|
|
#include <mach/hardware.h>
|
2012-08-24 15:12:11 +02:00
|
|
|
#include <linux/platform_data/video-ep93xx.h>
|
|
|
|
#include <linux/platform_data/keypad-ep93xx.h>
|
|
|
|
#include <linux/platform_data/spi-ep93xx.h>
|
2011-09-22 09:07:00 +02:00
|
|
|
#include <mach/gpio-ep93xx.h>
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <asm/mach/time.h>
|
|
|
|
|
2012-01-10 23:29:26 +01:00
|
|
|
#include "soc.h"
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* Static I/O mappings that are needed for all EP93xx platforms
|
|
|
|
*************************************************************************/
|
|
|
|
static struct map_desc ep93xx_io_desc[] __initdata = {
|
|
|
|
{
|
|
|
|
.virtual = EP93XX_AHB_VIRT_BASE,
|
|
|
|
.pfn = __phys_to_pfn(EP93XX_AHB_PHYS_BASE),
|
|
|
|
.length = EP93XX_AHB_SIZE,
|
|
|
|
.type = MT_DEVICE,
|
|
|
|
}, {
|
|
|
|
.virtual = EP93XX_APB_VIRT_BASE,
|
|
|
|
.pfn = __phys_to_pfn(EP93XX_APB_PHYS_BASE),
|
|
|
|
.length = EP93XX_APB_SIZE,
|
|
|
|
.type = MT_DEVICE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init ep93xx_map_io(void)
|
|
|
|
{
|
|
|
|
iotable_init(ep93xx_io_desc, ARRAY_SIZE(ep93xx_io_desc));
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* Timer handling for EP93xx
|
|
|
|
*************************************************************************
|
|
|
|
* The ep93xx has four internal timers. Timers 1, 2 (both 16 bit) and
|
|
|
|
* 3 (32 bit) count down at 508 kHz, are self-reloading, and can generate
|
|
|
|
* an interrupt on underflow. Timer 4 (40 bit) counts down at 983.04 kHz,
|
|
|
|
* is free-running, and can't generate interrupts.
|
|
|
|
*
|
|
|
|
* The 508 kHz timers are ideal for use for the timer interrupt, as the
|
|
|
|
* most common values of HZ divide 508 kHz nicely. We pick one of the 16
|
|
|
|
* bit timers (timer 1) since we don't need more than 16 bits of reload
|
|
|
|
* value as long as HZ >= 8.
|
|
|
|
*
|
|
|
|
* The higher clock rate of timer 4 makes it a better choice than the
|
|
|
|
* other timers for use in gettimeoffset(), while the fact that it can't
|
|
|
|
* generate interrupts means we don't have to worry about not being able
|
|
|
|
* to use this timer for something else. We also use timer 4 for keeping
|
|
|
|
* track of lost jiffies.
|
|
|
|
*/
|
2010-02-23 21:45:22 +01:00
|
|
|
#define EP93XX_TIMER_REG(x) (EP93XX_TIMER_BASE + (x))
|
|
|
|
#define EP93XX_TIMER1_LOAD EP93XX_TIMER_REG(0x00)
|
|
|
|
#define EP93XX_TIMER1_VALUE EP93XX_TIMER_REG(0x04)
|
|
|
|
#define EP93XX_TIMER1_CONTROL EP93XX_TIMER_REG(0x08)
|
|
|
|
#define EP93XX_TIMER123_CONTROL_ENABLE (1 << 7)
|
|
|
|
#define EP93XX_TIMER123_CONTROL_MODE (1 << 6)
|
|
|
|
#define EP93XX_TIMER123_CONTROL_CLKSEL (1 << 3)
|
|
|
|
#define EP93XX_TIMER1_CLEAR EP93XX_TIMER_REG(0x0c)
|
|
|
|
#define EP93XX_TIMER2_LOAD EP93XX_TIMER_REG(0x20)
|
|
|
|
#define EP93XX_TIMER2_VALUE EP93XX_TIMER_REG(0x24)
|
|
|
|
#define EP93XX_TIMER2_CONTROL EP93XX_TIMER_REG(0x28)
|
|
|
|
#define EP93XX_TIMER2_CLEAR EP93XX_TIMER_REG(0x2c)
|
|
|
|
#define EP93XX_TIMER4_VALUE_LOW EP93XX_TIMER_REG(0x60)
|
|
|
|
#define EP93XX_TIMER4_VALUE_HIGH EP93XX_TIMER_REG(0x64)
|
|
|
|
#define EP93XX_TIMER4_VALUE_HIGH_ENABLE (1 << 8)
|
|
|
|
#define EP93XX_TIMER3_LOAD EP93XX_TIMER_REG(0x80)
|
|
|
|
#define EP93XX_TIMER3_VALUE EP93XX_TIMER_REG(0x84)
|
|
|
|
#define EP93XX_TIMER3_CONTROL EP93XX_TIMER_REG(0x88)
|
|
|
|
#define EP93XX_TIMER3_CLEAR EP93XX_TIMER_REG(0x8c)
|
|
|
|
|
|
|
|
#define EP93XX_TIMER123_CLOCK 508469
|
|
|
|
#define EP93XX_TIMER4_CLOCK 983040
|
|
|
|
|
|
|
|
#define TIMER1_RELOAD ((EP93XX_TIMER123_CLOCK / HZ) - 1)
|
2009-08-03 12:57:20 +02:00
|
|
|
#define TIMER4_TICKS_PER_JIFFY DIV_ROUND_CLOSEST(CLOCK_TICK_RATE, HZ)
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
2010-02-23 21:45:22 +01:00
|
|
|
static unsigned int last_jiffy_time;
|
|
|
|
|
2009-04-14 22:38:07 +02:00
|
|
|
static irqreturn_t ep93xx_timer_interrupt(int irq, void *dev_id)
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
{
|
2010-02-23 21:45:22 +01:00
|
|
|
/* Writing any value clears the timer interrupt */
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
__raw_writel(1, EP93XX_TIMER1_CLEAR);
|
2010-02-23 21:45:22 +01:00
|
|
|
|
|
|
|
/* Recover lost jiffies */
|
2006-06-22 11:30:53 +02:00
|
|
|
while ((signed long)
|
|
|
|
(__raw_readl(EP93XX_TIMER4_VALUE_LOW) - last_jiffy_time)
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
>= TIMER4_TICKS_PER_JIFFY) {
|
|
|
|
last_jiffy_time += TIMER4_TICKS_PER_JIFFY;
|
2006-10-06 19:53:39 +02:00
|
|
|
timer_tick();
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct irqaction ep93xx_timer_irq = {
|
|
|
|
.name = "ep93xx timer",
|
2007-05-08 09:35:39 +02:00
|
|
|
.flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
.handler = ep93xx_timer_interrupt,
|
|
|
|
};
|
|
|
|
|
2012-11-08 19:51:58 +01:00
|
|
|
static u32 ep93xx_gettimeoffset(void)
|
|
|
|
{
|
|
|
|
int offset;
|
|
|
|
|
|
|
|
offset = __raw_readl(EP93XX_TIMER4_VALUE_LOW) - last_jiffy_time;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Timer 4 is based on a 983.04 kHz reference clock,
|
|
|
|
* so dividing by 983040 gives the fraction of a second,
|
|
|
|
* so dividing by 0.983040 converts to uS.
|
|
|
|
* Refactor the calculation to avoid overflow.
|
|
|
|
* Finally, multiply by 1000 to give nS.
|
|
|
|
*/
|
|
|
|
return (offset + (53 * offset / 3072)) * 1000;
|
|
|
|
}
|
|
|
|
|
2012-11-08 20:40:59 +01:00
|
|
|
void __init ep93xx_timer_init(void)
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
{
|
2010-02-23 21:45:22 +01:00
|
|
|
u32 tmode = EP93XX_TIMER123_CONTROL_MODE |
|
|
|
|
EP93XX_TIMER123_CONTROL_CLKSEL;
|
|
|
|
|
2012-11-08 19:51:58 +01:00
|
|
|
arch_gettimeoffset = ep93xx_gettimeoffset;
|
|
|
|
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
/* Enable periodic HZ timer. */
|
2010-02-23 21:45:22 +01:00
|
|
|
__raw_writel(tmode, EP93XX_TIMER1_CONTROL);
|
|
|
|
__raw_writel(TIMER1_RELOAD, EP93XX_TIMER1_LOAD);
|
|
|
|
__raw_writel(tmode | EP93XX_TIMER123_CONTROL_ENABLE,
|
|
|
|
EP93XX_TIMER1_CONTROL);
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
|
|
|
/* Enable lost jiffy timer. */
|
2010-02-23 21:45:22 +01:00
|
|
|
__raw_writel(EP93XX_TIMER4_VALUE_HIGH_ENABLE,
|
|
|
|
EP93XX_TIMER4_VALUE_HIGH);
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
|
|
|
|
setup_irq(IRQ_EP93XX_TIMER1, &ep93xx_timer_irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx IRQ handling
|
|
|
|
*************************************************************************/
|
|
|
|
void __init ep93xx_init_irq(void)
|
|
|
|
{
|
2009-07-10 00:22:07 +02:00
|
|
|
vic_init(EP93XX_VIC1_BASE, 0, EP93XX_VIC1_VALID_IRQ_MASK, 0);
|
|
|
|
vic_init(EP93XX_VIC2_BASE, 32, EP93XX_VIC2_VALID_IRQ_MASK, 0);
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2009-07-08 03:00:49 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx System Controller Software Locked register handling
|
|
|
|
*************************************************************************/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* syscon_swlock prevents anything else from writing to the syscon
|
|
|
|
* block while a software locked register is being written.
|
|
|
|
*/
|
|
|
|
static DEFINE_SPINLOCK(syscon_swlock);
|
|
|
|
|
2009-07-15 22:51:59 +02:00
|
|
|
void ep93xx_syscon_swlocked_write(unsigned int val, void __iomem *reg)
|
2009-07-08 03:00:49 +02:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&syscon_swlock, flags);
|
|
|
|
|
|
|
|
__raw_writel(0xaa, EP93XX_SYSCON_SWLOCK);
|
|
|
|
__raw_writel(val, reg);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&syscon_swlock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
void ep93xx_devcfg_set_clear(unsigned int set_bits, unsigned int clear_bits)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned int val;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&syscon_swlock, flags);
|
|
|
|
|
|
|
|
val = __raw_readl(EP93XX_SYSCON_DEVCFG);
|
|
|
|
val &= ~clear_bits;
|
2010-06-14 17:54:16 +02:00
|
|
|
val |= set_bits;
|
2009-07-08 03:00:49 +02:00
|
|
|
__raw_writel(0xaa, EP93XX_SYSCON_SWLOCK);
|
|
|
|
__raw_writel(val, EP93XX_SYSCON_DEVCFG);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&syscon_swlock, flags);
|
|
|
|
}
|
|
|
|
|
2010-03-27 12:05:14 +01:00
|
|
|
/**
|
|
|
|
* ep93xx_chip_revision() - returns the EP93xx chip revision
|
|
|
|
*
|
|
|
|
* See <mach/platform.h> for more information.
|
|
|
|
*/
|
|
|
|
unsigned int ep93xx_chip_revision(void)
|
|
|
|
{
|
|
|
|
unsigned int v;
|
|
|
|
|
|
|
|
v = __raw_readl(EP93XX_SYSCON_SYSCFG);
|
|
|
|
v &= EP93XX_SYSCON_SYSCFG_REV_MASK;
|
|
|
|
v >>= EP93XX_SYSCON_SYSCFG_REV_SHIFT;
|
|
|
|
return v;
|
|
|
|
}
|
2009-07-08 03:00:49 +02:00
|
|
|
|
2011-06-08 23:35:33 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx GPIO
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_gpio_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_GPIO_PHYS_BASE, 0xcc),
|
2011-06-08 23:35:33 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_gpio_device = {
|
|
|
|
.name = "gpio-ep93xx",
|
|
|
|
.id = -1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_gpio_resource),
|
|
|
|
.resource = ep93xx_gpio_resource,
|
|
|
|
};
|
|
|
|
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx peripheral handling
|
|
|
|
*************************************************************************/
|
2006-03-27 00:16:39 +02:00
|
|
|
#define EP93XX_UART_MCR_OFFSET (0x0100)
|
|
|
|
|
|
|
|
static void ep93xx_uart_set_mctrl(struct amba_device *dev,
|
|
|
|
void __iomem *base, unsigned int mctrl)
|
|
|
|
{
|
|
|
|
unsigned int mcr;
|
|
|
|
|
|
|
|
mcr = 0;
|
2011-06-17 12:10:04 +02:00
|
|
|
if (mctrl & TIOCM_RTS)
|
2006-03-27 00:16:39 +02:00
|
|
|
mcr |= 2;
|
2011-06-17 12:10:04 +02:00
|
|
|
if (mctrl & TIOCM_DTR)
|
2006-03-27 00:16:39 +02:00
|
|
|
mcr |= 1;
|
|
|
|
|
|
|
|
__raw_writel(mcr, base + EP93XX_UART_MCR_OFFSET);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct amba_pl010_data ep93xx_uart_data = {
|
|
|
|
.set_mctrl = ep93xx_uart_set_mctrl,
|
|
|
|
};
|
|
|
|
|
2011-12-18 16:16:40 +01:00
|
|
|
static AMBA_APB_DEVICE(uart1, "apb:uart1", 0x00041010, EP93XX_UART1_PHYS_BASE,
|
|
|
|
{ IRQ_EP93XX_UART1 }, &ep93xx_uart_data);
|
2006-03-27 00:16:39 +02:00
|
|
|
|
2011-12-18 16:16:40 +01:00
|
|
|
static AMBA_APB_DEVICE(uart2, "apb:uart2", 0x00041010, EP93XX_UART2_PHYS_BASE,
|
2013-08-29 16:28:11 +02:00
|
|
|
{ IRQ_EP93XX_UART2 }, NULL);
|
2006-03-27 00:16:39 +02:00
|
|
|
|
2011-12-18 16:16:40 +01:00
|
|
|
static AMBA_APB_DEVICE(uart3, "apb:uart3", 0x00041010, EP93XX_UART3_PHYS_BASE,
|
|
|
|
{ IRQ_EP93XX_UART3 }, &ep93xx_uart_data);
|
2006-04-02 17:17:34 +02:00
|
|
|
|
2009-04-16 00:18:26 +02:00
|
|
|
static struct resource ep93xx_rtc_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_RTC_PHYS_BASE, 0x10c),
|
2009-04-16 00:18:26 +02:00
|
|
|
};
|
|
|
|
|
2006-04-02 17:17:34 +02:00
|
|
|
static struct platform_device ep93xx_rtc_device = {
|
2009-04-16 00:18:26 +02:00
|
|
|
.name = "ep93xx-rtc",
|
|
|
|
.id = -1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_rtc_resource),
|
|
|
|
.resource = ep93xx_rtc_resource,
|
2006-04-02 17:17:34 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
|
2006-06-24 11:33:03 +02:00
|
|
|
static struct resource ep93xx_ohci_resources[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_USB_PHYS_BASE, 0x1000),
|
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_USB),
|
2006-06-24 11:33:03 +02:00
|
|
|
};
|
|
|
|
|
2008-10-29 22:14:52 +01:00
|
|
|
|
2006-06-24 11:33:03 +02:00
|
|
|
static struct platform_device ep93xx_ohci_device = {
|
|
|
|
.name = "ep93xx-ohci",
|
|
|
|
.id = -1,
|
|
|
|
.dev = {
|
2008-10-29 22:14:52 +01:00
|
|
|
.dma_mask = &ep93xx_ohci_device.dev.coherent_dma_mask,
|
|
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
2006-06-24 11:33:03 +02:00
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_ohci_resources),
|
|
|
|
.resource = ep93xx_ohci_resources,
|
|
|
|
};
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
|
2010-06-10 17:19:08 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx physmap'ed flash
|
|
|
|
*************************************************************************/
|
|
|
|
static struct physmap_flash_data ep93xx_flash_data;
|
|
|
|
|
|
|
|
static struct resource ep93xx_flash_resource = {
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_flash = {
|
|
|
|
.name = "physmap-flash",
|
|
|
|
.id = 0,
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &ep93xx_flash_data,
|
|
|
|
},
|
|
|
|
.num_resources = 1,
|
|
|
|
.resource = &ep93xx_flash_resource,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ep93xx_register_flash() - Register the external flash device.
|
|
|
|
* @width: bank width in octets
|
|
|
|
* @start: resource start address
|
|
|
|
* @size: resource size
|
|
|
|
*/
|
|
|
|
void __init ep93xx_register_flash(unsigned int width,
|
|
|
|
resource_size_t start, resource_size_t size)
|
|
|
|
{
|
|
|
|
ep93xx_flash_data.width = width;
|
|
|
|
|
|
|
|
ep93xx_flash_resource.start = start;
|
|
|
|
ep93xx_flash_resource.end = start + size - 1;
|
|
|
|
|
|
|
|
platform_device_register(&ep93xx_flash);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx ethernet peripheral handling
|
|
|
|
*************************************************************************/
|
2008-10-04 21:01:49 +02:00
|
|
|
static struct ep93xx_eth_data ep93xx_eth_data;
|
|
|
|
|
|
|
|
static struct resource ep93xx_eth_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_ETHERNET_PHYS_BASE, 0x10000),
|
2012-04-12 01:11:55 +02:00
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_ETHERNET),
|
2008-10-04 21:01:49 +02:00
|
|
|
};
|
|
|
|
|
2011-06-11 10:39:54 +02:00
|
|
|
static u64 ep93xx_eth_dma_mask = DMA_BIT_MASK(32);
|
|
|
|
|
2008-10-04 21:01:49 +02:00
|
|
|
static struct platform_device ep93xx_eth_device = {
|
|
|
|
.name = "ep93xx-eth",
|
|
|
|
.id = -1,
|
|
|
|
.dev = {
|
2011-06-11 10:39:54 +02:00
|
|
|
.platform_data = &ep93xx_eth_data,
|
|
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
|
.dma_mask = &ep93xx_eth_dma_mask,
|
2008-10-04 21:01:49 +02:00
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_eth_resource),
|
|
|
|
.resource = ep93xx_eth_resource,
|
|
|
|
};
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
/**
|
|
|
|
* ep93xx_register_eth - Register the built-in ethernet platform device.
|
|
|
|
* @data: platform specific ethernet configuration (__initdata)
|
|
|
|
* @copy_addr: flag indicating that the MAC address should be copied
|
|
|
|
* from the IndAd registers (as programmed by the bootloader)
|
|
|
|
*/
|
2008-10-04 21:01:49 +02:00
|
|
|
void __init ep93xx_register_eth(struct ep93xx_eth_data *data, int copy_addr)
|
|
|
|
{
|
2009-07-13 20:50:10 +02:00
|
|
|
if (copy_addr)
|
|
|
|
memcpy_fromio(data->dev_addr, EP93XX_ETHERNET_BASE + 0x50, 6);
|
2008-10-04 21:01:49 +02:00
|
|
|
|
|
|
|
ep93xx_eth_data = *data;
|
|
|
|
platform_device_register(&ep93xx_eth_device);
|
|
|
|
}
|
|
|
|
|
2009-10-08 01:45:00 +02:00
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx i2c peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct i2c_gpio_platform_data ep93xx_i2c_data;
|
2008-10-17 00:57:03 +02:00
|
|
|
|
|
|
|
static struct platform_device ep93xx_i2c_device = {
|
2010-03-18 18:04:06 +01:00
|
|
|
.name = "i2c-gpio",
|
|
|
|
.id = 0,
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &ep93xx_i2c_data,
|
|
|
|
},
|
2008-10-17 00:57:03 +02:00
|
|
|
};
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
/**
|
|
|
|
* ep93xx_register_i2c - Register the i2c platform device.
|
|
|
|
* @data: platform specific i2c-gpio configuration (__initdata)
|
|
|
|
* @devices: platform specific i2c bus device information (__initdata)
|
|
|
|
* @num: the number of devices on the i2c bus
|
|
|
|
*/
|
2009-10-08 01:45:00 +02:00
|
|
|
void __init ep93xx_register_i2c(struct i2c_gpio_platform_data *data,
|
|
|
|
struct i2c_board_info *devices, int num)
|
2008-10-17 00:57:03 +02:00
|
|
|
{
|
2009-10-08 01:45:00 +02:00
|
|
|
/*
|
|
|
|
* Set the EEPROM interface pin drive type control.
|
|
|
|
* Defines the driver type for the EECLK and EEDAT pins as either
|
|
|
|
* open drain, which will require an external pull-up, or a normal
|
|
|
|
* CMOS driver.
|
|
|
|
*/
|
|
|
|
if (data->sda_is_open_drain && data->sda_pin != EP93XX_GPIO_LINE_EEDAT)
|
2010-01-11 19:33:16 +01:00
|
|
|
pr_warning("sda != EEDAT, open drain has no effect\n");
|
2009-10-08 01:45:00 +02:00
|
|
|
if (data->scl_is_open_drain && data->scl_pin != EP93XX_GPIO_LINE_EECLK)
|
2010-01-11 19:33:16 +01:00
|
|
|
pr_warning("scl != EECLK, open drain has no effect\n");
|
2009-10-08 01:45:00 +02:00
|
|
|
|
|
|
|
__raw_writel((data->sda_is_open_drain << 1) |
|
|
|
|
(data->scl_is_open_drain << 0),
|
|
|
|
EP93XX_GPIO_EEDRIVE);
|
|
|
|
|
|
|
|
ep93xx_i2c_data = *data;
|
2008-10-17 00:57:03 +02:00
|
|
|
i2c_register_board_info(0, devices, num);
|
|
|
|
platform_device_register(&ep93xx_i2c_device);
|
|
|
|
}
|
|
|
|
|
2010-05-11 16:34:54 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx SPI peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct ep93xx_spi_info ep93xx_spi_master_data;
|
|
|
|
|
|
|
|
static struct resource ep93xx_spi_resources[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_SPI_PHYS_BASE, 0x18),
|
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_SSP),
|
2010-05-11 16:34:54 +02:00
|
|
|
};
|
|
|
|
|
2011-05-29 12:10:06 +02:00
|
|
|
static u64 ep93xx_spi_dma_mask = DMA_BIT_MASK(32);
|
|
|
|
|
2010-05-11 16:34:54 +02:00
|
|
|
static struct platform_device ep93xx_spi_device = {
|
|
|
|
.name = "ep93xx-spi",
|
|
|
|
.id = 0,
|
|
|
|
.dev = {
|
2011-05-29 12:10:06 +02:00
|
|
|
.platform_data = &ep93xx_spi_master_data,
|
|
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
|
.dma_mask = &ep93xx_spi_dma_mask,
|
2010-05-11 16:34:54 +02:00
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_spi_resources),
|
|
|
|
.resource = ep93xx_spi_resources,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ep93xx_register_spi() - registers spi platform device
|
|
|
|
* @info: ep93xx board specific spi master info (__initdata)
|
|
|
|
* @devices: SPI devices to register (__initdata)
|
|
|
|
* @num: number of SPI devices to register
|
|
|
|
*
|
|
|
|
* This function registers platform device for the EP93xx SPI controller and
|
|
|
|
* also makes sure that SPI pins are muxed so that I2S is not using those pins.
|
|
|
|
*/
|
|
|
|
void __init ep93xx_register_spi(struct ep93xx_spi_info *info,
|
|
|
|
struct spi_board_info *devices, int num)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* When SPI is used, we need to make sure that I2S is muxed off from
|
|
|
|
* SPI pins.
|
|
|
|
*/
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_I2SONSSP);
|
|
|
|
|
|
|
|
ep93xx_spi_master_data = *info;
|
|
|
|
spi_register_board_info(devices, num);
|
|
|
|
platform_device_register(&ep93xx_spi_device);
|
|
|
|
}
|
2009-07-20 19:22:36 +02:00
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx LEDs
|
|
|
|
*************************************************************************/
|
2012-04-12 00:44:42 +02:00
|
|
|
static const struct gpio_led ep93xx_led_pins[] __initconst = {
|
2009-07-20 19:22:36 +02:00
|
|
|
{
|
2010-03-18 18:04:06 +01:00
|
|
|
.name = "platform:grled",
|
|
|
|
.gpio = EP93XX_GPIO_LINE_GRLED,
|
2009-07-20 19:22:36 +02:00
|
|
|
}, {
|
2010-03-18 18:04:06 +01:00
|
|
|
.name = "platform:rdled",
|
|
|
|
.gpio = EP93XX_GPIO_LINE_RDLED,
|
2009-07-20 19:22:36 +02:00
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2012-04-12 00:44:42 +02:00
|
|
|
static const struct gpio_led_platform_data ep93xx_led_data __initconst = {
|
2009-07-20 19:22:36 +02:00
|
|
|
.num_leds = ARRAY_SIZE(ep93xx_led_pins),
|
|
|
|
.leds = ep93xx_led_pins,
|
|
|
|
};
|
|
|
|
|
2009-07-29 23:41:06 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx pwm peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_pwm0_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_PWM_PHYS_BASE, 0x10),
|
2009-07-29 23:41:06 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_pwm0_device = {
|
|
|
|
.name = "ep93xx-pwm",
|
|
|
|
.id = 0,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_pwm0_resource),
|
|
|
|
.resource = ep93xx_pwm0_resource,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct resource ep93xx_pwm1_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_PWM_PHYS_BASE + 0x20, 0x10),
|
2009-07-29 23:41:06 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_pwm1_device = {
|
|
|
|
.name = "ep93xx-pwm",
|
|
|
|
.id = 1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_pwm1_resource),
|
|
|
|
.resource = ep93xx_pwm1_resource,
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init ep93xx_register_pwm(int pwm0, int pwm1)
|
|
|
|
{
|
|
|
|
if (pwm0)
|
|
|
|
platform_device_register(&ep93xx_pwm0_device);
|
|
|
|
|
|
|
|
/* NOTE: EP9307 does not have PWMOUT1 (pin EGPIO14) */
|
|
|
|
if (pwm1)
|
|
|
|
platform_device_register(&ep93xx_pwm1_device);
|
|
|
|
}
|
|
|
|
|
|
|
|
int ep93xx_pwm_acquire_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int err;
|
|
|
|
|
|
|
|
if (pdev->id == 0) {
|
|
|
|
err = 0;
|
|
|
|
} else if (pdev->id == 1) {
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_EGPIO14,
|
|
|
|
dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
err = gpio_direction_output(EP93XX_GPIO_LINE_EGPIO14, 0);
|
|
|
|
if (err)
|
|
|
|
goto fail;
|
|
|
|
|
|
|
|
/* PWM 1 output on EGPIO[14] */
|
|
|
|
ep93xx_devcfg_set_bits(EP93XX_SYSCON_DEVCFG_PONG);
|
|
|
|
} else {
|
|
|
|
err = -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return err;
|
|
|
|
|
|
|
|
fail:
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO14);
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_pwm_acquire_gpio);
|
|
|
|
|
|
|
|
void ep93xx_pwm_release_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
if (pdev->id == 1) {
|
|
|
|
gpio_direction_input(EP93XX_GPIO_LINE_EGPIO14);
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO14);
|
|
|
|
|
|
|
|
/* EGPIO[14] used for GPIO */
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_PONG);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_pwm_release_gpio);
|
|
|
|
|
|
|
|
|
2009-09-23 01:47:09 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx video peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct ep93xxfb_mach_info ep93xxfb_data;
|
|
|
|
|
|
|
|
static struct resource ep93xx_fb_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_RASTER_PHYS_BASE, 0x800),
|
2009-09-23 01:47:09 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_fb_device = {
|
|
|
|
.name = "ep93xx-fb",
|
|
|
|
.id = -1,
|
|
|
|
.dev = {
|
2010-03-18 18:04:06 +01:00
|
|
|
.platform_data = &ep93xxfb_data,
|
2009-09-23 01:47:09 +02:00
|
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
|
.dma_mask = &ep93xx_fb_device.dev.coherent_dma_mask,
|
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_fb_resource),
|
|
|
|
.resource = ep93xx_fb_resource,
|
|
|
|
};
|
|
|
|
|
2012-01-22 10:31:32 +01:00
|
|
|
/* The backlight use a single register in the framebuffer's register space */
|
|
|
|
#define EP93XX_RASTER_REG_BRIGHTNESS 0x20
|
|
|
|
|
|
|
|
static struct resource ep93xx_bl_resources[] = {
|
|
|
|
DEFINE_RES_MEM(EP93XX_RASTER_PHYS_BASE +
|
|
|
|
EP93XX_RASTER_REG_BRIGHTNESS, 0x04),
|
|
|
|
};
|
|
|
|
|
2010-06-09 22:15:12 +02:00
|
|
|
static struct platform_device ep93xx_bl_device = {
|
|
|
|
.name = "ep93xx-bl",
|
|
|
|
.id = -1,
|
2012-01-22 10:31:32 +01:00
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_bl_resources),
|
|
|
|
.resource = ep93xx_bl_resources,
|
2010-06-09 22:15:12 +02:00
|
|
|
};
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
/**
|
|
|
|
* ep93xx_register_fb - Register the framebuffer platform device.
|
|
|
|
* @data: platform specific framebuffer configuration (__initdata)
|
|
|
|
*/
|
2009-09-23 01:47:09 +02:00
|
|
|
void __init ep93xx_register_fb(struct ep93xxfb_mach_info *data)
|
|
|
|
{
|
|
|
|
ep93xxfb_data = *data;
|
|
|
|
platform_device_register(&ep93xx_fb_device);
|
2010-06-09 22:15:12 +02:00
|
|
|
platform_device_register(&ep93xx_bl_device);
|
2009-09-23 01:47:09 +02:00
|
|
|
}
|
|
|
|
|
2009-10-28 21:04:46 +01:00
|
|
|
|
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx matrix keypad peripheral handling
|
|
|
|
*************************************************************************/
|
2010-03-18 18:04:06 +01:00
|
|
|
static struct ep93xx_keypad_platform_data ep93xx_keypad_data;
|
|
|
|
|
2009-10-28 21:04:46 +01:00
|
|
|
static struct resource ep93xx_keypad_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_KEY_MATRIX_PHYS_BASE, 0x0c),
|
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_KEY),
|
2009-10-28 21:04:46 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_keypad_device = {
|
2010-03-18 18:04:06 +01:00
|
|
|
.name = "ep93xx-keypad",
|
|
|
|
.id = -1,
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &ep93xx_keypad_data,
|
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_keypad_resource),
|
|
|
|
.resource = ep93xx_keypad_resource,
|
2009-10-28 21:04:46 +01:00
|
|
|
};
|
|
|
|
|
2010-03-18 18:04:06 +01:00
|
|
|
/**
|
|
|
|
* ep93xx_register_keypad - Register the keypad platform device.
|
|
|
|
* @data: platform specific keypad configuration (__initdata)
|
|
|
|
*/
|
2009-10-28 21:04:46 +01:00
|
|
|
void __init ep93xx_register_keypad(struct ep93xx_keypad_platform_data *data)
|
|
|
|
{
|
2010-03-18 18:04:06 +01:00
|
|
|
ep93xx_keypad_data = *data;
|
2009-10-28 21:04:46 +01:00
|
|
|
platform_device_register(&ep93xx_keypad_device);
|
|
|
|
}
|
|
|
|
|
|
|
|
int ep93xx_keypad_acquire_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int err;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_C(i), dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_gpio_c;
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_D(i), dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_gpio_d;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Enable the keypad controller; GPIO ports C and D used for keypad */
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_KEYS |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONK);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail_gpio_d:
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_C(i));
|
|
|
|
fail_gpio_c:
|
2012-04-05 13:44:07 +02:00
|
|
|
for (--i; i >= 0; --i) {
|
2009-10-28 21:04:46 +01:00
|
|
|
gpio_free(EP93XX_GPIO_LINE_C(i));
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_D(i));
|
|
|
|
}
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_keypad_acquire_gpio);
|
|
|
|
|
|
|
|
void ep93xx_keypad_release_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_C(i));
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_D(i));
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Disable the keypad controller; GPIO ports C and D used for GPIO */
|
|
|
|
ep93xx_devcfg_set_bits(EP93XX_SYSCON_DEVCFG_KEYS |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONK);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_keypad_release_gpio);
|
|
|
|
|
2010-06-08 12:01:10 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx I2S audio peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_i2s_resource[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_I2S_PHYS_BASE, 0x100),
|
2010-06-08 12:01:10 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_i2s_device = {
|
|
|
|
.name = "ep93xx-i2s",
|
|
|
|
.id = -1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_i2s_resource),
|
|
|
|
.resource = ep93xx_i2s_resource,
|
|
|
|
};
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static struct platform_device ep93xx_pcm_device = {
|
|
|
|
.name = "ep93xx-pcm-audio",
|
|
|
|
.id = -1,
|
|
|
|
};
|
|
|
|
|
2010-06-08 12:01:10 +02:00
|
|
|
void __init ep93xx_register_i2s(void)
|
|
|
|
{
|
|
|
|
platform_device_register(&ep93xx_i2s_device);
|
2010-03-17 21:15:21 +01:00
|
|
|
platform_device_register(&ep93xx_pcm_device);
|
2010-06-08 12:01:10 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
#define EP93XX_SYSCON_DEVCFG_I2S_MASK (EP93XX_SYSCON_DEVCFG_I2SONSSP | \
|
|
|
|
EP93XX_SYSCON_DEVCFG_I2SONAC97)
|
|
|
|
|
|
|
|
#define EP93XX_I2SCLKDIV_MASK (EP93XX_SYSCON_I2SCLKDIV_ORIDE | \
|
|
|
|
EP93XX_SYSCON_I2SCLKDIV_SPOL)
|
|
|
|
|
2012-01-11 01:04:42 +01:00
|
|
|
int ep93xx_i2s_acquire(void)
|
2010-06-08 12:01:10 +02:00
|
|
|
{
|
|
|
|
unsigned val;
|
|
|
|
|
2012-01-11 01:04:42 +01:00
|
|
|
ep93xx_devcfg_set_clear(EP93XX_SYSCON_DEVCFG_I2SONAC97,
|
|
|
|
EP93XX_SYSCON_DEVCFG_I2S_MASK);
|
2010-06-08 12:01:10 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This is potentially racy with the clock api for i2s_mclk, sclk and
|
|
|
|
* lrclk. Since the i2s driver is the only user of those clocks we
|
|
|
|
* rely on it to prevent parallel use of this function and the
|
|
|
|
* clock api for the i2s clocks.
|
|
|
|
*/
|
|
|
|
val = __raw_readl(EP93XX_SYSCON_I2SCLKDIV);
|
|
|
|
val &= ~EP93XX_I2SCLKDIV_MASK;
|
2012-01-11 01:04:42 +01:00
|
|
|
val |= EP93XX_SYSCON_I2SCLKDIV_ORIDE | EP93XX_SYSCON_I2SCLKDIV_SPOL;
|
2010-06-08 12:01:10 +02:00
|
|
|
ep93xx_syscon_swlocked_write(val, EP93XX_SYSCON_I2SCLKDIV);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_i2s_acquire);
|
|
|
|
|
|
|
|
void ep93xx_i2s_release(void)
|
|
|
|
{
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_I2S_MASK);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_i2s_release);
|
2009-10-28 21:04:46 +01:00
|
|
|
|
2010-10-14 16:49:07 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx AC97 audio peripheral handling
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_ac97_resources[] = {
|
2012-03-21 19:35:49 +01:00
|
|
|
DEFINE_RES_MEM(EP93XX_AAC_PHYS_BASE, 0xac),
|
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_AACINTR),
|
2010-10-14 16:49:07 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_ac97_device = {
|
|
|
|
.name = "ep93xx-ac97",
|
|
|
|
.id = -1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_ac97_resources),
|
|
|
|
.resource = ep93xx_ac97_resources,
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init ep93xx_register_ac97(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Make sure that the AC97 pins are not used by I2S.
|
|
|
|
*/
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_I2SONAC97);
|
|
|
|
|
|
|
|
platform_device_register(&ep93xx_ac97_device);
|
|
|
|
platform_device_register(&ep93xx_pcm_device);
|
|
|
|
}
|
|
|
|
|
2012-01-22 10:01:16 +01:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx Watchdog
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_wdt_resources[] = {
|
|
|
|
DEFINE_RES_MEM(EP93XX_WATCHDOG_PHYS_BASE, 0x08),
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_wdt_device = {
|
|
|
|
.name = "ep93xx-wdt",
|
|
|
|
.id = -1,
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_wdt_resources),
|
|
|
|
.resource = ep93xx_wdt_resources,
|
|
|
|
};
|
|
|
|
|
2012-04-12 14:14:12 +02:00
|
|
|
/*************************************************************************
|
|
|
|
* EP93xx IDE
|
|
|
|
*************************************************************************/
|
|
|
|
static struct resource ep93xx_ide_resources[] = {
|
|
|
|
DEFINE_RES_MEM(EP93XX_IDE_PHYS_BASE, 0x38),
|
|
|
|
DEFINE_RES_IRQ(IRQ_EP93XX_EXT3),
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device ep93xx_ide_device = {
|
|
|
|
.name = "ep93xx-ide",
|
|
|
|
.id = -1,
|
|
|
|
.dev = {
|
|
|
|
.dma_mask = &ep93xx_ide_device.dev.coherent_dma_mask,
|
|
|
|
.coherent_dma_mask = DMA_BIT_MASK(32),
|
|
|
|
},
|
|
|
|
.num_resources = ARRAY_SIZE(ep93xx_ide_resources),
|
|
|
|
.resource = ep93xx_ide_resources,
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init ep93xx_register_ide(void)
|
|
|
|
{
|
|
|
|
platform_device_register(&ep93xx_ide_device);
|
|
|
|
}
|
|
|
|
|
|
|
|
int ep93xx_ide_acquire_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int err;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_EGPIO2, dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_EGPIO15, dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_egpio15;
|
|
|
|
for (i = 2; i < 8; i++) {
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_E(i), dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_gpio_e;
|
|
|
|
}
|
|
|
|
for (i = 4; i < 8; i++) {
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_G(i), dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_gpio_g;
|
|
|
|
}
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
err = gpio_request(EP93XX_GPIO_LINE_H(i), dev_name(&pdev->dev));
|
|
|
|
if (err)
|
|
|
|
goto fail_gpio_h;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* GPIO ports E[7:2], G[7:4] and H used by IDE */
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_EONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_HONIDE);
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
fail_gpio_h:
|
|
|
|
for (--i; i >= 0; --i)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_H(i));
|
|
|
|
i = 8;
|
|
|
|
fail_gpio_g:
|
|
|
|
for (--i; i >= 4; --i)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_G(i));
|
|
|
|
i = 8;
|
|
|
|
fail_gpio_e:
|
|
|
|
for (--i; i >= 2; --i)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_E(i));
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO15);
|
|
|
|
fail_egpio15:
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO2);
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_ide_acquire_gpio);
|
|
|
|
|
|
|
|
void ep93xx_ide_release_gpio(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 2; i < 8; i++)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_E(i));
|
|
|
|
for (i = 4; i < 8; i++)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_G(i));
|
|
|
|
for (i = 0; i < 8; i++)
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_H(i));
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO15);
|
|
|
|
gpio_free(EP93XX_GPIO_LINE_EGPIO2);
|
|
|
|
|
|
|
|
|
|
|
|
/* GPIO ports E[7:2], G[7:4] and H used by GPIO */
|
|
|
|
ep93xx_devcfg_set_bits(EP93XX_SYSCON_DEVCFG_EONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_HONIDE);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(ep93xx_ide_release_gpio);
|
|
|
|
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
void __init ep93xx_init_devices(void)
|
|
|
|
{
|
2009-07-08 03:00:49 +02:00
|
|
|
/* Disallow access to MaverickCrunch initially */
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_CPENA);
|
2006-03-27 00:16:39 +02:00
|
|
|
|
2012-01-10 23:58:30 +01:00
|
|
|
/* Default all ports to GPIO */
|
|
|
|
ep93xx_devcfg_set_bits(EP93XX_SYSCON_DEVCFG_KEYS |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONK |
|
|
|
|
EP93XX_SYSCON_DEVCFG_EONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_GONIDE |
|
|
|
|
EP93XX_SYSCON_DEVCFG_HONIDE);
|
|
|
|
|
2011-06-08 23:35:33 +02:00
|
|
|
/* Get the GPIO working early, other devices need it */
|
|
|
|
platform_device_register(&ep93xx_gpio_device);
|
2008-04-16 03:56:35 +02:00
|
|
|
|
2006-03-27 00:16:39 +02:00
|
|
|
amba_device_register(&uart1_device, &iomem_resource);
|
|
|
|
amba_device_register(&uart2_device, &iomem_resource);
|
|
|
|
amba_device_register(&uart3_device, &iomem_resource);
|
2006-04-02 17:17:34 +02:00
|
|
|
|
|
|
|
platform_device_register(&ep93xx_rtc_device);
|
2006-06-24 11:33:03 +02:00
|
|
|
platform_device_register(&ep93xx_ohci_device);
|
2012-01-22 10:01:16 +01:00
|
|
|
platform_device_register(&ep93xx_wdt_device);
|
2012-04-12 00:44:42 +02:00
|
|
|
|
|
|
|
gpio_led_register_device(-1, &ep93xx_led_data);
|
[ARM] 3369/1: ep93xx: add core cirrus ep93xx support
Patch from Lennert Buytenhek
This patch adds support for the Cirrus ep93xx series of CPUs. The
ep93xx is an ARM920T based CPU with two VICs, PL010 based UARTs,
IrDA, MaverickCrunch floating point coprocessor, between 24 and 64
GPIOs, ethernet, OHCI USB and, depending on the model, pcmcia, raster
engine, graphics accelerator, IDE controller and a bunch of other
stuff.
This patch adds the core ep93xx support code, and support for the
Glomation GESBC-9312-sx and the Technologic Systems TS-72xx SBCs.
Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2006-03-20 18:10:13 +01:00
|
|
|
}
|
2011-11-05 10:54:14 +01:00
|
|
|
|
2013-07-09 01:01:40 +02:00
|
|
|
void ep93xx_restart(enum reboot_mode mode, const char *cmd)
|
2011-11-05 10:54:14 +01:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* Set then clear the SWRST bit to initiate a software reset
|
|
|
|
*/
|
|
|
|
ep93xx_devcfg_set_bits(EP93XX_SYSCON_DEVCFG_SWRST);
|
|
|
|
ep93xx_devcfg_clear_bits(EP93XX_SYSCON_DEVCFG_SWRST);
|
|
|
|
|
|
|
|
while (1)
|
|
|
|
;
|
|
|
|
}
|
2012-04-26 04:05:15 +02:00
|
|
|
|
|
|
|
void __init ep93xx_init_late(void)
|
|
|
|
{
|
|
|
|
crunch_init();
|
|
|
|
}
|