2009-09-23 01:46:02 +02:00
|
|
|
/*
|
|
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
|
|
* Copyright (C) 2008 Juergen Beisert
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the
|
|
|
|
* Free Software Foundation
|
|
|
|
* 51 Franklin Street, Fifth Floor
|
|
|
|
* Boston, MA 02110-1301, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/completion.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/gpio.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 09:04:11 +01:00
|
|
|
#include <linux/slab.h>
|
2009-09-23 01:46:02 +02:00
|
|
|
#include <linux/spi/spi.h>
|
|
|
|
#include <linux/spi/spi_bitbang.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
|
|
#include <mach/spi.h>
|
|
|
|
|
|
|
|
#define DRIVER_NAME "spi_imx"
|
|
|
|
|
|
|
|
#define MXC_CSPIRXDATA 0x00
|
|
|
|
#define MXC_CSPITXDATA 0x04
|
|
|
|
#define MXC_CSPICTRL 0x08
|
|
|
|
#define MXC_CSPIINT 0x0c
|
|
|
|
#define MXC_RESET 0x1c
|
|
|
|
|
2009-11-19 20:01:42 +01:00
|
|
|
#define MX3_CSPISTAT 0x14
|
|
|
|
#define MX3_CSPISTAT_RR (1 << 3)
|
|
|
|
|
2009-09-23 01:46:02 +02:00
|
|
|
/* generic defines to abstract from the different register layouts */
|
|
|
|
#define MXC_INT_RR (1 << 0) /* Receive data ready interrupt */
|
|
|
|
#define MXC_INT_TE (1 << 1) /* Transmit FIFO empty interrupt */
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_config {
|
2009-09-23 01:46:02 +02:00
|
|
|
unsigned int speed_hz;
|
|
|
|
unsigned int bpw;
|
|
|
|
unsigned int mode;
|
2010-09-10 09:42:29 +02:00
|
|
|
u8 cs;
|
2009-09-23 01:46:02 +02:00
|
|
|
};
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
enum spi_imx_devtype {
|
|
|
|
SPI_IMX_VER_IMX1,
|
|
|
|
SPI_IMX_VER_0_0,
|
|
|
|
SPI_IMX_VER_0_4,
|
|
|
|
SPI_IMX_VER_0_5,
|
|
|
|
SPI_IMX_VER_0_7,
|
2010-09-09 21:02:48 +02:00
|
|
|
SPI_IMX_VER_2_3,
|
2010-09-09 15:29:01 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
struct spi_imx_data;
|
|
|
|
|
|
|
|
struct spi_imx_devtype_data {
|
|
|
|
void (*intctrl)(struct spi_imx_data *, int);
|
|
|
|
int (*config)(struct spi_imx_data *, struct spi_imx_config *);
|
|
|
|
void (*trigger)(struct spi_imx_data *);
|
|
|
|
int (*rx_available)(struct spi_imx_data *);
|
2010-09-10 09:19:18 +02:00
|
|
|
void (*reset)(struct spi_imx_data *);
|
2010-10-08 11:24:01 +02:00
|
|
|
unsigned int fifosize;
|
2010-09-09 15:29:01 +02:00
|
|
|
};
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data {
|
2009-09-23 01:46:02 +02:00
|
|
|
struct spi_bitbang bitbang;
|
|
|
|
|
|
|
|
struct completion xfer_done;
|
|
|
|
void *base;
|
|
|
|
int irq;
|
|
|
|
struct clk *clk;
|
|
|
|
unsigned long spi_clk;
|
|
|
|
int *chipselect;
|
|
|
|
|
|
|
|
unsigned int count;
|
2009-10-02 00:44:28 +02:00
|
|
|
void (*tx)(struct spi_imx_data *);
|
|
|
|
void (*rx)(struct spi_imx_data *);
|
2009-09-23 01:46:02 +02:00
|
|
|
void *rx_buf;
|
|
|
|
const void *tx_buf;
|
|
|
|
unsigned int txfifo; /* number of words pushed in tx FIFO */
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
struct spi_imx_devtype_data devtype_data;
|
2009-09-23 01:46:02 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
#define MXC_SPI_BUF_RX(type) \
|
2009-10-02 00:44:28 +02:00
|
|
|
static void spi_imx_buf_rx_##type(struct spi_imx_data *spi_imx) \
|
2009-09-23 01:46:02 +02:00
|
|
|
{ \
|
2009-10-02 00:44:28 +02:00
|
|
|
unsigned int val = readl(spi_imx->base + MXC_CSPIRXDATA); \
|
2009-09-23 01:46:02 +02:00
|
|
|
\
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->rx_buf) { \
|
|
|
|
*(type *)spi_imx->rx_buf = val; \
|
|
|
|
spi_imx->rx_buf += sizeof(type); \
|
2009-09-23 01:46:02 +02:00
|
|
|
} \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define MXC_SPI_BUF_TX(type) \
|
2009-10-02 00:44:28 +02:00
|
|
|
static void spi_imx_buf_tx_##type(struct spi_imx_data *spi_imx) \
|
2009-09-23 01:46:02 +02:00
|
|
|
{ \
|
|
|
|
type val = 0; \
|
|
|
|
\
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->tx_buf) { \
|
|
|
|
val = *(type *)spi_imx->tx_buf; \
|
|
|
|
spi_imx->tx_buf += sizeof(type); \
|
2009-09-23 01:46:02 +02:00
|
|
|
} \
|
|
|
|
\
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->count -= sizeof(type); \
|
2009-09-23 01:46:02 +02:00
|
|
|
\
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(val, spi_imx->base + MXC_CSPITXDATA); \
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
MXC_SPI_BUF_RX(u8)
|
|
|
|
MXC_SPI_BUF_TX(u8)
|
|
|
|
MXC_SPI_BUF_RX(u16)
|
|
|
|
MXC_SPI_BUF_TX(u16)
|
|
|
|
MXC_SPI_BUF_RX(u32)
|
|
|
|
MXC_SPI_BUF_TX(u32)
|
|
|
|
|
|
|
|
/* First entry is reserved, second entry is valid only if SDHC_SPIEN is set
|
|
|
|
* (which is currently not the case in this driver)
|
|
|
|
*/
|
|
|
|
static int mxc_clkdivs[] = {0, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, 128, 192,
|
|
|
|
256, 384, 512, 768, 1024};
|
|
|
|
|
|
|
|
/* MX21, MX27 */
|
2009-10-02 00:44:28 +02:00
|
|
|
static unsigned int spi_imx_clkdiv_1(unsigned int fin,
|
2009-09-23 01:46:02 +02:00
|
|
|
unsigned int fspi)
|
|
|
|
{
|
|
|
|
int i, max;
|
|
|
|
|
|
|
|
if (cpu_is_mx21())
|
|
|
|
max = 18;
|
|
|
|
else
|
|
|
|
max = 16;
|
|
|
|
|
|
|
|
for (i = 2; i < max; i++)
|
|
|
|
if (fspi * mxc_clkdivs[i] >= fin)
|
|
|
|
return i;
|
|
|
|
|
|
|
|
return max;
|
|
|
|
}
|
|
|
|
|
2010-09-09 21:02:48 +02:00
|
|
|
/* MX1, MX31, MX35, MX51 CSPI */
|
2009-10-02 00:44:28 +02:00
|
|
|
static unsigned int spi_imx_clkdiv_2(unsigned int fin,
|
2009-09-23 01:46:02 +02:00
|
|
|
unsigned int fspi)
|
|
|
|
{
|
|
|
|
int i, div = 4;
|
|
|
|
|
|
|
|
for (i = 0; i < 7; i++) {
|
|
|
|
if (fspi * div >= fin)
|
|
|
|
return i;
|
|
|
|
div <<= 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 7;
|
|
|
|
}
|
|
|
|
|
2010-09-09 21:02:48 +02:00
|
|
|
#define SPI_IMX2_3_CTRL 0x08
|
|
|
|
#define SPI_IMX2_3_CTRL_ENABLE (1 << 0)
|
|
|
|
#define SPI_IMX2_3_CTRL_XCH (1 << 2)
|
|
|
|
#define SPI_IMX2_3_CTRL_MODE(cs) (1 << ((cs) + 4))
|
|
|
|
#define SPI_IMX2_3_CTRL_POSTDIV_OFFSET 8
|
|
|
|
#define SPI_IMX2_3_CTRL_PREDIV_OFFSET 12
|
|
|
|
#define SPI_IMX2_3_CTRL_CS(cs) ((cs) << 18)
|
|
|
|
#define SPI_IMX2_3_CTRL_BL_OFFSET 20
|
|
|
|
|
|
|
|
#define SPI_IMX2_3_CONFIG 0x0c
|
|
|
|
#define SPI_IMX2_3_CONFIG_SCLKPHA(cs) (1 << ((cs) + 0))
|
|
|
|
#define SPI_IMX2_3_CONFIG_SCLKPOL(cs) (1 << ((cs) + 4))
|
|
|
|
#define SPI_IMX2_3_CONFIG_SBBCTRL(cs) (1 << ((cs) + 8))
|
|
|
|
#define SPI_IMX2_3_CONFIG_SSBPOL(cs) (1 << ((cs) + 12))
|
|
|
|
|
|
|
|
#define SPI_IMX2_3_INT 0x10
|
|
|
|
#define SPI_IMX2_3_INT_TEEN (1 << 0)
|
|
|
|
#define SPI_IMX2_3_INT_RREN (1 << 3)
|
|
|
|
|
|
|
|
#define SPI_IMX2_3_STAT 0x18
|
|
|
|
#define SPI_IMX2_3_STAT_RR (1 << 3)
|
|
|
|
|
|
|
|
/* MX51 eCSPI */
|
|
|
|
static unsigned int spi_imx2_3_clkdiv(unsigned int fin, unsigned int fspi)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* there are two 4-bit dividers, the pre-divider divides by
|
|
|
|
* $pre, the post-divider by 2^$post
|
|
|
|
*/
|
|
|
|
unsigned int pre, post;
|
|
|
|
|
|
|
|
if (unlikely(fspi > fin))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
post = fls(fin) - fls(fspi);
|
|
|
|
if (fin > fspi << post)
|
|
|
|
post++;
|
|
|
|
|
|
|
|
/* now we have: (fin <= fspi << post) with post being minimal */
|
|
|
|
|
|
|
|
post = max(4U, post) - 4;
|
|
|
|
if (unlikely(post > 0xf)) {
|
|
|
|
pr_err("%s: cannot set clock freq: %u (base freq: %u)\n",
|
|
|
|
__func__, fspi, fin);
|
|
|
|
return 0xff;
|
|
|
|
}
|
|
|
|
|
|
|
|
pre = DIV_ROUND_UP(fin, fspi << post) - 1;
|
|
|
|
|
|
|
|
pr_debug("%s: fin: %u, fspi: %u, post: %u, pre: %u\n",
|
|
|
|
__func__, fin, fspi, post, pre);
|
|
|
|
return (pre << SPI_IMX2_3_CTRL_PREDIV_OFFSET) |
|
|
|
|
(post << SPI_IMX2_3_CTRL_POSTDIV_OFFSET);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __maybe_unused spi_imx2_3_intctrl(struct spi_imx_data *spi_imx, int enable)
|
|
|
|
{
|
|
|
|
unsigned val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= SPI_IMX2_3_INT_TEEN;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= SPI_IMX2_3_INT_RREN;
|
|
|
|
|
|
|
|
writel(val, spi_imx->base + SPI_IMX2_3_INT);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __maybe_unused spi_imx2_3_trigger(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
u32 reg;
|
|
|
|
|
|
|
|
reg = readl(spi_imx->base + SPI_IMX2_3_CTRL);
|
|
|
|
reg |= SPI_IMX2_3_CTRL_XCH;
|
|
|
|
writel(reg, spi_imx->base + SPI_IMX2_3_CTRL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __maybe_unused spi_imx2_3_config(struct spi_imx_data *spi_imx,
|
|
|
|
struct spi_imx_config *config)
|
|
|
|
{
|
|
|
|
u32 ctrl = SPI_IMX2_3_CTRL_ENABLE, cfg = 0;
|
|
|
|
|
|
|
|
/* set master mode */
|
|
|
|
ctrl |= SPI_IMX2_3_CTRL_MODE(config->cs);
|
|
|
|
|
|
|
|
/* set clock speed */
|
|
|
|
ctrl |= spi_imx2_3_clkdiv(spi_imx->spi_clk, config->speed_hz);
|
|
|
|
|
|
|
|
/* set chip select to use */
|
|
|
|
ctrl |= SPI_IMX2_3_CTRL_CS(config->cs);
|
|
|
|
|
|
|
|
ctrl |= (config->bpw - 1) << SPI_IMX2_3_CTRL_BL_OFFSET;
|
|
|
|
|
|
|
|
cfg |= SPI_IMX2_3_CONFIG_SBBCTRL(config->cs);
|
|
|
|
|
|
|
|
if (config->mode & SPI_CPHA)
|
|
|
|
cfg |= SPI_IMX2_3_CONFIG_SCLKPHA(config->cs);
|
|
|
|
|
|
|
|
if (config->mode & SPI_CPOL)
|
|
|
|
cfg |= SPI_IMX2_3_CONFIG_SCLKPOL(config->cs);
|
|
|
|
|
|
|
|
if (config->mode & SPI_CS_HIGH)
|
|
|
|
cfg |= SPI_IMX2_3_CONFIG_SSBPOL(config->cs);
|
|
|
|
|
|
|
|
writel(ctrl, spi_imx->base + SPI_IMX2_3_CTRL);
|
|
|
|
writel(cfg, spi_imx->base + SPI_IMX2_3_CONFIG);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __maybe_unused spi_imx2_3_rx_available(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
return readl(spi_imx->base + SPI_IMX2_3_STAT) & SPI_IMX2_3_STAT_RR;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __maybe_unused spi_imx2_3_reset(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
/* drain receive buffer */
|
|
|
|
while (spi_imx2_3_rx_available(spi_imx))
|
|
|
|
readl(spi_imx->base + MXC_CSPIRXDATA);
|
|
|
|
}
|
|
|
|
|
2009-09-23 01:46:02 +02:00
|
|
|
#define MX31_INTREG_TEEN (1 << 0)
|
|
|
|
#define MX31_INTREG_RREN (1 << 3)
|
|
|
|
|
|
|
|
#define MX31_CSPICTRL_ENABLE (1 << 0)
|
|
|
|
#define MX31_CSPICTRL_MASTER (1 << 1)
|
|
|
|
#define MX31_CSPICTRL_XCH (1 << 2)
|
|
|
|
#define MX31_CSPICTRL_POL (1 << 4)
|
|
|
|
#define MX31_CSPICTRL_PHA (1 << 5)
|
|
|
|
#define MX31_CSPICTRL_SSCTL (1 << 6)
|
|
|
|
#define MX31_CSPICTRL_SSPOL (1 << 7)
|
|
|
|
#define MX31_CSPICTRL_BC_SHIFT 8
|
|
|
|
#define MX35_CSPICTRL_BL_SHIFT 20
|
|
|
|
#define MX31_CSPICTRL_CS_SHIFT 24
|
|
|
|
#define MX35_CSPICTRL_CS_SHIFT 12
|
|
|
|
#define MX31_CSPICTRL_DR_SHIFT 16
|
|
|
|
|
|
|
|
#define MX31_CSPISTATUS 0x14
|
|
|
|
#define MX31_STATUS_RR (1 << 3)
|
|
|
|
|
|
|
|
/* These functions also work for the i.MX35, but be aware that
|
|
|
|
* the i.MX35 has a slightly different register layout for bits
|
|
|
|
* we do not use here.
|
|
|
|
*/
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx31_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= MX31_INTREG_TEEN;
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= MX31_INTREG_RREN;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx31_trigger(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
reg |= MX31_CSPICTRL_XCH;
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
static int __maybe_unused spi_imx0_4_config(struct spi_imx_data *spi_imx,
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_config *config)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg = MX31_CSPICTRL_ENABLE | MX31_CSPICTRL_MASTER;
|
2010-09-10 09:42:29 +02:00
|
|
|
int cs = spi_imx->chipselect[config->cs];
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg |= spi_imx_clkdiv_2(spi_imx->spi_clk, config->speed_hz) <<
|
2009-09-23 01:46:02 +02:00
|
|
|
MX31_CSPICTRL_DR_SHIFT;
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
reg |= (config->bpw - 1) << MX31_CSPICTRL_BC_SHIFT;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
if (config->mode & SPI_CPHA)
|
|
|
|
reg |= MX31_CSPICTRL_PHA;
|
|
|
|
if (config->mode & SPI_CPOL)
|
|
|
|
reg |= MX31_CSPICTRL_POL;
|
|
|
|
if (config->mode & SPI_CS_HIGH)
|
|
|
|
reg |= MX31_CSPICTRL_SSPOL;
|
2010-09-10 09:42:29 +02:00
|
|
|
if (cs < 0)
|
|
|
|
reg |= (cs + 32) << MX31_CSPICTRL_CS_SHIFT;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
static int __maybe_unused spi_imx0_7_config(struct spi_imx_data *spi_imx,
|
|
|
|
struct spi_imx_config *config)
|
|
|
|
{
|
|
|
|
unsigned int reg = MX31_CSPICTRL_ENABLE | MX31_CSPICTRL_MASTER;
|
2010-09-10 09:42:29 +02:00
|
|
|
int cs = spi_imx->chipselect[config->cs];
|
2010-09-10 09:19:18 +02:00
|
|
|
|
|
|
|
reg |= spi_imx_clkdiv_2(spi_imx->spi_clk, config->speed_hz) <<
|
|
|
|
MX31_CSPICTRL_DR_SHIFT;
|
|
|
|
|
|
|
|
reg |= (config->bpw - 1) << MX35_CSPICTRL_BL_SHIFT;
|
|
|
|
reg |= MX31_CSPICTRL_SSCTL;
|
|
|
|
|
|
|
|
if (config->mode & SPI_CPHA)
|
|
|
|
reg |= MX31_CSPICTRL_PHA;
|
|
|
|
if (config->mode & SPI_CPOL)
|
|
|
|
reg |= MX31_CSPICTRL_POL;
|
|
|
|
if (config->mode & SPI_CS_HIGH)
|
|
|
|
reg |= MX31_CSPICTRL_SSPOL;
|
2010-09-10 09:42:29 +02:00
|
|
|
if (cs < 0)
|
|
|
|
reg |= (cs + 32) << MX35_CSPICTRL_CS_SHIFT;
|
2010-09-10 09:19:18 +02:00
|
|
|
|
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static int __maybe_unused mx31_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
return readl(spi_imx->base + MX31_CSPISTATUS) & MX31_STATUS_RR;
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
static void __maybe_unused spi_imx0_4_reset(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
/* drain receive buffer */
|
|
|
|
while (readl(spi_imx->base + MX3_CSPISTAT) & MX3_CSPISTAT_RR)
|
|
|
|
readl(spi_imx->base + MXC_CSPIRXDATA);
|
|
|
|
}
|
|
|
|
|
2009-09-23 01:46:02 +02:00
|
|
|
#define MX27_INTREG_RR (1 << 4)
|
|
|
|
#define MX27_INTREG_TEEN (1 << 9)
|
|
|
|
#define MX27_INTREG_RREN (1 << 13)
|
|
|
|
|
|
|
|
#define MX27_CSPICTRL_POL (1 << 5)
|
|
|
|
#define MX27_CSPICTRL_PHA (1 << 6)
|
|
|
|
#define MX27_CSPICTRL_SSPOL (1 << 8)
|
|
|
|
#define MX27_CSPICTRL_XCH (1 << 9)
|
|
|
|
#define MX27_CSPICTRL_ENABLE (1 << 10)
|
|
|
|
#define MX27_CSPICTRL_MASTER (1 << 11)
|
|
|
|
#define MX27_CSPICTRL_DR_SHIFT 14
|
|
|
|
#define MX27_CSPICTRL_CS_SHIFT 19
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx27_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= MX27_INTREG_TEEN;
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= MX27_INTREG_RREN;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx27_trigger(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
reg |= MX27_CSPICTRL_XCH;
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static int __maybe_unused mx27_config(struct spi_imx_data *spi_imx,
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_config *config)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg = MX27_CSPICTRL_ENABLE | MX27_CSPICTRL_MASTER;
|
2010-09-10 09:42:29 +02:00
|
|
|
int cs = spi_imx->chipselect[config->cs];
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg |= spi_imx_clkdiv_1(spi_imx->spi_clk, config->speed_hz) <<
|
2009-09-23 01:46:02 +02:00
|
|
|
MX27_CSPICTRL_DR_SHIFT;
|
|
|
|
reg |= config->bpw - 1;
|
|
|
|
|
|
|
|
if (config->mode & SPI_CPHA)
|
|
|
|
reg |= MX27_CSPICTRL_PHA;
|
|
|
|
if (config->mode & SPI_CPOL)
|
|
|
|
reg |= MX27_CSPICTRL_POL;
|
|
|
|
if (config->mode & SPI_CS_HIGH)
|
|
|
|
reg |= MX27_CSPICTRL_SSPOL;
|
2010-09-10 09:42:29 +02:00
|
|
|
if (cs < 0)
|
|
|
|
reg |= (cs + 32) << MX27_CSPICTRL_CS_SHIFT;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static int __maybe_unused mx27_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
return readl(spi_imx->base + MXC_CSPIINT) & MX27_INTREG_RR;
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
static void __maybe_unused spi_imx0_0_reset(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
writel(1, spi_imx->base + MXC_RESET);
|
|
|
|
}
|
|
|
|
|
2009-09-23 01:46:02 +02:00
|
|
|
#define MX1_INTREG_RR (1 << 3)
|
|
|
|
#define MX1_INTREG_TEEN (1 << 8)
|
|
|
|
#define MX1_INTREG_RREN (1 << 11)
|
|
|
|
|
|
|
|
#define MX1_CSPICTRL_POL (1 << 4)
|
|
|
|
#define MX1_CSPICTRL_PHA (1 << 5)
|
|
|
|
#define MX1_CSPICTRL_XCH (1 << 8)
|
|
|
|
#define MX1_CSPICTRL_ENABLE (1 << 9)
|
|
|
|
#define MX1_CSPICTRL_MASTER (1 << 10)
|
|
|
|
#define MX1_CSPICTRL_DR_SHIFT 13
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx1_intctrl(struct spi_imx_data *spi_imx, int enable)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int val = 0;
|
|
|
|
|
|
|
|
if (enable & MXC_INT_TE)
|
|
|
|
val |= MX1_INTREG_TEEN;
|
|
|
|
if (enable & MXC_INT_RR)
|
|
|
|
val |= MX1_INTREG_RREN;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(val, spi_imx->base + MXC_CSPIINT);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static void __maybe_unused mx1_trigger(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg = readl(spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
reg |= MX1_CSPICTRL_XCH;
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static int __maybe_unused mx1_config(struct spi_imx_data *spi_imx,
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_config *config)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
unsigned int reg = MX1_CSPICTRL_ENABLE | MX1_CSPICTRL_MASTER;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
reg |= spi_imx_clkdiv_2(spi_imx->spi_clk, config->speed_hz) <<
|
2009-09-23 01:46:02 +02:00
|
|
|
MX1_CSPICTRL_DR_SHIFT;
|
|
|
|
reg |= config->bpw - 1;
|
|
|
|
|
|
|
|
if (config->mode & SPI_CPHA)
|
|
|
|
reg |= MX1_CSPICTRL_PHA;
|
|
|
|
if (config->mode & SPI_CPOL)
|
|
|
|
reg |= MX1_CSPICTRL_POL;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(reg, spi_imx->base + MXC_CSPICTRL);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static int __maybe_unused mx1_rx_available(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
return readl(spi_imx->base + MXC_CSPIINT) & MX1_INTREG_RR;
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
static void __maybe_unused mx1_reset(struct spi_imx_data *spi_imx)
|
|
|
|
{
|
|
|
|
writel(1, spi_imx->base + MXC_RESET);
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
/*
|
|
|
|
* These version numbers are taken from the Freescale driver. Unfortunately it
|
|
|
|
* doesn't support i.MX1, so this entry doesn't match the scheme. :-(
|
|
|
|
*/
|
|
|
|
static struct spi_imx_devtype_data spi_imx_devtype_data[] __devinitdata = {
|
|
|
|
#ifdef CONFIG_SPI_IMX_VER_IMX1
|
|
|
|
[SPI_IMX_VER_IMX1] = {
|
|
|
|
.intctrl = mx1_intctrl,
|
|
|
|
.config = mx1_config,
|
|
|
|
.trigger = mx1_trigger,
|
|
|
|
.rx_available = mx1_rx_available,
|
2010-09-10 09:19:18 +02:00
|
|
|
.reset = mx1_reset,
|
2010-10-08 11:24:01 +02:00
|
|
|
.fifosize = 8,
|
2010-09-09 15:29:01 +02:00
|
|
|
},
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPI_IMX_VER_0_0
|
|
|
|
[SPI_IMX_VER_0_0] = {
|
|
|
|
.intctrl = mx27_intctrl,
|
|
|
|
.config = mx27_config,
|
|
|
|
.trigger = mx27_trigger,
|
|
|
|
.rx_available = mx27_rx_available,
|
2010-09-10 09:19:18 +02:00
|
|
|
.reset = spi_imx0_0_reset,
|
2010-10-08 11:24:01 +02:00
|
|
|
.fifosize = 8,
|
2010-09-09 15:29:01 +02:00
|
|
|
},
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPI_IMX_VER_0_4
|
|
|
|
[SPI_IMX_VER_0_4] = {
|
|
|
|
.intctrl = mx31_intctrl,
|
2010-09-10 09:19:18 +02:00
|
|
|
.config = spi_imx0_4_config,
|
2010-09-09 15:29:01 +02:00
|
|
|
.trigger = mx31_trigger,
|
|
|
|
.rx_available = mx31_rx_available,
|
2010-09-10 09:19:18 +02:00
|
|
|
.reset = spi_imx0_4_reset,
|
2010-10-08 11:24:01 +02:00
|
|
|
.fifosize = 8,
|
2010-09-09 15:29:01 +02:00
|
|
|
},
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPI_IMX_VER_0_7
|
|
|
|
[SPI_IMX_VER_0_7] = {
|
|
|
|
.intctrl = mx31_intctrl,
|
2010-09-10 09:19:18 +02:00
|
|
|
.config = spi_imx0_7_config,
|
2010-09-09 15:29:01 +02:00
|
|
|
.trigger = mx31_trigger,
|
|
|
|
.rx_available = mx31_rx_available,
|
2010-09-10 09:19:18 +02:00
|
|
|
.reset = spi_imx0_4_reset,
|
2010-10-08 11:24:01 +02:00
|
|
|
.fifosize = 8,
|
2010-09-09 15:29:01 +02:00
|
|
|
},
|
|
|
|
#endif
|
2010-09-09 21:02:48 +02:00
|
|
|
#ifdef CONFIG_SPI_IMX_VER_2_3
|
|
|
|
[SPI_IMX_VER_2_3] = {
|
|
|
|
.intctrl = spi_imx2_3_intctrl,
|
|
|
|
.config = spi_imx2_3_config,
|
|
|
|
.trigger = spi_imx2_3_trigger,
|
|
|
|
.rx_available = spi_imx2_3_rx_available,
|
|
|
|
.reset = spi_imx2_3_reset,
|
2010-10-08 11:24:01 +02:00
|
|
|
.fifosize = 64,
|
2010-09-09 21:02:48 +02:00
|
|
|
},
|
|
|
|
#endif
|
2010-09-09 15:29:01 +02:00
|
|
|
};
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static void spi_imx_chipselect(struct spi_device *spi, int is_active)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
|
|
|
int gpio = spi_imx->chipselect[spi->chip_select];
|
2009-10-02 00:44:33 +02:00
|
|
|
int active = is_active != BITBANG_CS_INACTIVE;
|
|
|
|
int dev_is_lowactive = !(spi->mode & SPI_CS_HIGH);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:33 +02:00
|
|
|
if (gpio < 0)
|
2009-09-23 01:46:02 +02:00
|
|
|
return;
|
|
|
|
|
2009-10-02 00:44:33 +02:00
|
|
|
gpio_set_value(gpio, dev_is_lowactive ^ active);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static void spi_imx_push(struct spi_imx_data *spi_imx)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2010-10-08 11:24:01 +02:00
|
|
|
while (spi_imx->txfifo < spi_imx->devtype_data.fifosize) {
|
2009-10-02 00:44:28 +02:00
|
|
|
if (!spi_imx->count)
|
2009-09-23 01:46:02 +02:00
|
|
|
break;
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->tx(spi_imx);
|
|
|
|
spi_imx->txfifo++;
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.trigger(spi_imx);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static irqreturn_t spi_imx_isr(int irq, void *dev_id)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx = dev_id;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
while (spi_imx->devtype_data.rx_available(spi_imx)) {
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->rx(spi_imx);
|
|
|
|
spi_imx->txfifo--;
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->count) {
|
|
|
|
spi_imx_push(spi_imx);
|
2009-09-23 01:46:02 +02:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->txfifo) {
|
2009-09-23 01:46:02 +02:00
|
|
|
/* No data left to push, but still waiting for rx data,
|
|
|
|
* enable receive data available interrupt.
|
|
|
|
*/
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.intctrl(
|
|
|
|
spi_imx, MXC_INT_RR);
|
2009-09-23 01:46:02 +02:00
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.intctrl(spi_imx, 0);
|
2009-10-02 00:44:28 +02:00
|
|
|
complete(&spi_imx->xfer_done);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static int spi_imx_setupxfer(struct spi_device *spi,
|
2009-09-23 01:46:02 +02:00
|
|
|
struct spi_transfer *t)
|
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
|
|
|
struct spi_imx_config config;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
config.bpw = t ? t->bits_per_word : spi->bits_per_word;
|
|
|
|
config.speed_hz = t ? t->speed_hz : spi->max_speed_hz;
|
|
|
|
config.mode = spi->mode;
|
2010-09-10 09:42:29 +02:00
|
|
|
config.cs = spi->chip_select;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:29 +02:00
|
|
|
if (!config.speed_hz)
|
|
|
|
config.speed_hz = spi->max_speed_hz;
|
|
|
|
if (!config.bpw)
|
|
|
|
config.bpw = spi->bits_per_word;
|
|
|
|
if (!config.speed_hz)
|
|
|
|
config.speed_hz = spi->max_speed_hz;
|
|
|
|
|
2009-10-02 00:44:33 +02:00
|
|
|
/* Initialize the functions for transfer */
|
|
|
|
if (config.bpw <= 8) {
|
|
|
|
spi_imx->rx = spi_imx_buf_rx_u8;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u8;
|
|
|
|
} else if (config.bpw <= 16) {
|
|
|
|
spi_imx->rx = spi_imx_buf_rx_u16;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u16;
|
|
|
|
} else if (config.bpw <= 32) {
|
|
|
|
spi_imx->rx = spi_imx_buf_rx_u32;
|
|
|
|
spi_imx->tx = spi_imx_buf_tx_u32;
|
|
|
|
} else
|
|
|
|
BUG();
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.config(spi_imx, &config);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static int spi_imx_transfer(struct spi_device *spi,
|
2009-09-23 01:46:02 +02:00
|
|
|
struct spi_transfer *transfer)
|
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->tx_buf = transfer->tx_buf;
|
|
|
|
spi_imx->rx_buf = transfer->rx_buf;
|
|
|
|
spi_imx->count = transfer->len;
|
|
|
|
spi_imx->txfifo = 0;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
init_completion(&spi_imx->xfer_done);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx_push(spi_imx);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.intctrl(spi_imx, MXC_INT_TE);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
wait_for_completion(&spi_imx->xfer_done);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return transfer->len;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static int spi_imx_setup(struct spi_device *spi)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:29 +02:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(spi->master);
|
|
|
|
int gpio = spi_imx->chipselect[spi->chip_select];
|
|
|
|
|
2010-01-20 21:49:45 +01:00
|
|
|
dev_dbg(&spi->dev, "%s: mode %d, %u bpw, %d hz\n", __func__,
|
2009-09-23 01:46:02 +02:00
|
|
|
spi->mode, spi->bits_per_word, spi->max_speed_hz);
|
|
|
|
|
2009-10-02 00:44:29 +02:00
|
|
|
if (gpio >= 0)
|
|
|
|
gpio_direction_output(gpio, spi->mode & SPI_CS_HIGH ? 0 : 1);
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx_chipselect(spi, BITBANG_CS_INACTIVE);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static void spi_imx_cleanup(struct spi_device *spi)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
static struct platform_device_id spi_imx_devtype[] = {
|
|
|
|
{
|
|
|
|
.name = "imx1-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_IMX1,
|
|
|
|
}, {
|
|
|
|
.name = "imx21-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_0,
|
|
|
|
}, {
|
|
|
|
.name = "imx25-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_7,
|
|
|
|
}, {
|
|
|
|
.name = "imx27-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_0,
|
|
|
|
}, {
|
|
|
|
.name = "imx31-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_4,
|
|
|
|
}, {
|
|
|
|
.name = "imx35-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_7,
|
2010-09-09 21:02:48 +02:00
|
|
|
}, {
|
|
|
|
.name = "imx51-cspi",
|
|
|
|
.driver_data = SPI_IMX_VER_0_7,
|
|
|
|
}, {
|
|
|
|
.name = "imx51-ecspi",
|
|
|
|
.driver_data = SPI_IMX_VER_2_3,
|
2010-09-09 15:29:01 +02:00
|
|
|
}, {
|
|
|
|
/* sentinel */
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2009-12-13 09:03:12 +01:00
|
|
|
static int __devinit spi_imx_probe(struct platform_device *pdev)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
struct spi_imx_master *mxc_platform_info;
|
|
|
|
struct spi_master *master;
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx;
|
2009-09-23 01:46:02 +02:00
|
|
|
struct resource *res;
|
|
|
|
int i, ret;
|
|
|
|
|
2009-12-13 09:02:09 +01:00
|
|
|
mxc_platform_info = dev_get_platdata(&pdev->dev);
|
2009-09-23 01:46:02 +02:00
|
|
|
if (!mxc_platform_info) {
|
|
|
|
dev_err(&pdev->dev, "can't get the platform data\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
master = spi_alloc_master(&pdev->dev, sizeof(struct spi_imx_data));
|
2009-09-23 01:46:02 +02:00
|
|
|
if (!master)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, master);
|
|
|
|
|
|
|
|
master->bus_num = pdev->id;
|
|
|
|
master->num_chipselect = mxc_platform_info->num_chipselect;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx = spi_master_get_devdata(master);
|
|
|
|
spi_imx->bitbang.master = spi_master_get(master);
|
|
|
|
spi_imx->chipselect = mxc_platform_info->chipselect;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
for (i = 0; i < master->num_chipselect; i++) {
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->chipselect[i] < 0)
|
2009-09-23 01:46:02 +02:00
|
|
|
continue;
|
2009-10-02 00:44:28 +02:00
|
|
|
ret = gpio_request(spi_imx->chipselect[i], DRIVER_NAME);
|
2009-09-23 01:46:02 +02:00
|
|
|
if (ret) {
|
2009-11-24 17:53:07 +01:00
|
|
|
while (i > 0) {
|
|
|
|
i--;
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->chipselect[i] >= 0)
|
2009-11-24 17:53:07 +01:00
|
|
|
gpio_free(spi_imx->chipselect[i]);
|
|
|
|
}
|
|
|
|
dev_err(&pdev->dev, "can't get cs gpios\n");
|
2009-09-23 01:46:02 +02:00
|
|
|
goto out_master_put;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->bitbang.chipselect = spi_imx_chipselect;
|
|
|
|
spi_imx->bitbang.setup_transfer = spi_imx_setupxfer;
|
|
|
|
spi_imx->bitbang.txrx_bufs = spi_imx_transfer;
|
|
|
|
spi_imx->bitbang.master->setup = spi_imx_setup;
|
|
|
|
spi_imx->bitbang.master->cleanup = spi_imx_cleanup;
|
2009-10-02 00:44:30 +02:00
|
|
|
spi_imx->bitbang.master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
init_completion(&spi_imx->xfer_done);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2010-11-24 10:05:46 +01:00
|
|
|
spi_imx->devtype_data =
|
|
|
|
spi_imx_devtype_data[pdev->id_entry->driver_data];
|
2010-09-09 15:29:01 +02:00
|
|
|
|
2009-09-23 01:46:02 +02:00
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!res) {
|
|
|
|
dev_err(&pdev->dev, "can't get platform resource\n");
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto out_gpio_free;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!request_mem_region(res->start, resource_size(res), pdev->name)) {
|
|
|
|
dev_err(&pdev->dev, "request_mem_region failed\n");
|
|
|
|
ret = -EBUSY;
|
|
|
|
goto out_gpio_free;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->base = ioremap(res->start, resource_size(res));
|
|
|
|
if (!spi_imx->base) {
|
2009-09-23 01:46:02 +02:00
|
|
|
ret = -EINVAL;
|
|
|
|
goto out_release_mem;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->irq = platform_get_irq(pdev, 0);
|
2009-12-13 08:58:13 +01:00
|
|
|
if (spi_imx->irq <= 0) {
|
2009-09-23 01:46:02 +02:00
|
|
|
ret = -EINVAL;
|
|
|
|
goto out_iounmap;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
ret = request_irq(spi_imx->irq, spi_imx_isr, 0, DRIVER_NAME, spi_imx);
|
2009-09-23 01:46:02 +02:00
|
|
|
if (ret) {
|
2009-10-02 00:44:28 +02:00
|
|
|
dev_err(&pdev->dev, "can't get irq%d: %d\n", spi_imx->irq, ret);
|
2009-09-23 01:46:02 +02:00
|
|
|
goto out_iounmap;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_imx->clk = clk_get(&pdev->dev, NULL);
|
|
|
|
if (IS_ERR(spi_imx->clk)) {
|
2009-09-23 01:46:02 +02:00
|
|
|
dev_err(&pdev->dev, "unable to get clock\n");
|
2009-10-02 00:44:28 +02:00
|
|
|
ret = PTR_ERR(spi_imx->clk);
|
2009-09-23 01:46:02 +02:00
|
|
|
goto out_free_irq;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
clk_enable(spi_imx->clk);
|
|
|
|
spi_imx->spi_clk = clk_get_rate(spi_imx->clk);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2010-09-10 09:19:18 +02:00
|
|
|
spi_imx->devtype_data.reset(spi_imx);
|
2009-11-19 20:01:42 +01:00
|
|
|
|
2010-09-09 15:29:01 +02:00
|
|
|
spi_imx->devtype_data.intctrl(spi_imx, 0);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
ret = spi_bitbang_start(&spi_imx->bitbang);
|
2009-09-23 01:46:02 +02:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "bitbang start failed with %d\n", ret);
|
|
|
|
goto out_clk_put;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_info(&pdev->dev, "probed\n");
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
out_clk_put:
|
2009-10-02 00:44:28 +02:00
|
|
|
clk_disable(spi_imx->clk);
|
|
|
|
clk_put(spi_imx->clk);
|
2009-09-23 01:46:02 +02:00
|
|
|
out_free_irq:
|
2009-10-02 00:44:28 +02:00
|
|
|
free_irq(spi_imx->irq, spi_imx);
|
2009-09-23 01:46:02 +02:00
|
|
|
out_iounmap:
|
2009-10-02 00:44:28 +02:00
|
|
|
iounmap(spi_imx->base);
|
2009-09-23 01:46:02 +02:00
|
|
|
out_release_mem:
|
|
|
|
release_mem_region(res->start, resource_size(res));
|
|
|
|
out_gpio_free:
|
|
|
|
for (i = 0; i < master->num_chipselect; i++)
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->chipselect[i] >= 0)
|
|
|
|
gpio_free(spi_imx->chipselect[i]);
|
2009-09-23 01:46:02 +02:00
|
|
|
out_master_put:
|
|
|
|
spi_master_put(master);
|
|
|
|
kfree(master);
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2009-12-13 09:03:12 +01:00
|
|
|
static int __devexit spi_imx_remove(struct platform_device *pdev)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
|
|
|
struct spi_master *master = platform_get_drvdata(pdev);
|
|
|
|
struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2009-10-02 00:44:28 +02:00
|
|
|
struct spi_imx_data *spi_imx = spi_master_get_devdata(master);
|
2009-09-23 01:46:02 +02:00
|
|
|
int i;
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
spi_bitbang_stop(&spi_imx->bitbang);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
writel(0, spi_imx->base + MXC_CSPICTRL);
|
|
|
|
clk_disable(spi_imx->clk);
|
|
|
|
clk_put(spi_imx->clk);
|
|
|
|
free_irq(spi_imx->irq, spi_imx);
|
|
|
|
iounmap(spi_imx->base);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
for (i = 0; i < master->num_chipselect; i++)
|
2009-10-02 00:44:28 +02:00
|
|
|
if (spi_imx->chipselect[i] >= 0)
|
|
|
|
gpio_free(spi_imx->chipselect[i]);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
spi_master_put(master);
|
|
|
|
|
|
|
|
release_mem_region(res->start, resource_size(res));
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static struct platform_driver spi_imx_driver = {
|
2009-09-23 01:46:02 +02:00
|
|
|
.driver = {
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
2010-09-09 15:29:01 +02:00
|
|
|
.id_table = spi_imx_devtype,
|
2009-10-02 00:44:28 +02:00
|
|
|
.probe = spi_imx_probe,
|
2009-12-13 09:03:12 +01:00
|
|
|
.remove = __devexit_p(spi_imx_remove),
|
2009-09-23 01:46:02 +02:00
|
|
|
};
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static int __init spi_imx_init(void)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
return platform_driver_register(&spi_imx_driver);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
static void __exit spi_imx_exit(void)
|
2009-09-23 01:46:02 +02:00
|
|
|
{
|
2009-10-02 00:44:28 +02:00
|
|
|
platform_driver_unregister(&spi_imx_driver);
|
2009-09-23 01:46:02 +02:00
|
|
|
}
|
|
|
|
|
2009-10-02 00:44:28 +02:00
|
|
|
module_init(spi_imx_init);
|
|
|
|
module_exit(spi_imx_exit);
|
2009-09-23 01:46:02 +02:00
|
|
|
|
|
|
|
MODULE_DESCRIPTION("SPI Master Controller driver");
|
|
|
|
MODULE_AUTHOR("Sascha Hauer, Pengutronix");
|
|
|
|
MODULE_LICENSE("GPL");
|