2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*
|
2011-04-04 23:15:29 +02:00
|
|
|
* Copyright (C) 1996 David S. Miller (davem@davemloft.net)
|
2005-04-17 00:20:36 +02:00
|
|
|
* Copyright (C) 1997, 1998, 1999, 2000 Ralf Baechle ralf@gnu.org
|
|
|
|
* Carsten Langgaard, carstenl@mips.com
|
|
|
|
* Copyright (C) 2002 MIPS Technologies, Inc. All rights reserved.
|
|
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/sched.h>
|
2009-06-19 15:05:26 +02:00
|
|
|
#include <linux/smp.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <linux/mm.h>
|
2009-05-28 02:47:44 +02:00
|
|
|
#include <linux/hugetlb.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#include <asm/cpu.h>
|
|
|
|
#include <asm/bootinfo.h>
|
|
|
|
#include <asm/mmu_context.h>
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
#include <asm/system.h>
|
2011-11-28 17:11:28 +01:00
|
|
|
#include <asm/tlbmisc.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
extern void build_tlb_refill_handler(void);
|
|
|
|
|
2005-04-02 12:21:56 +02:00
|
|
|
/*
|
|
|
|
* Make sure all entries differ. If they're not different
|
|
|
|
* MIPS32 will take revenge ...
|
|
|
|
*/
|
|
|
|
#define UNIQUE_ENTRYHI(idx) (CKSEG0 + ((idx) << (PAGE_SHIFT + 1)))
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
/* Atomicity and interruptability */
|
|
|
|
#ifdef CONFIG_MIPS_MT_SMTC
|
|
|
|
|
|
|
|
#include <asm/smtc.h>
|
|
|
|
#include <asm/mipsmtregs.h>
|
|
|
|
|
|
|
|
#define ENTER_CRITICAL(flags) \
|
|
|
|
{ \
|
|
|
|
unsigned int mvpflags; \
|
|
|
|
local_irq_save(flags);\
|
|
|
|
mvpflags = dvpe()
|
|
|
|
#define EXIT_CRITICAL(flags) \
|
|
|
|
evpe(mvpflags); \
|
|
|
|
local_irq_restore(flags); \
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
|
|
|
|
#define ENTER_CRITICAL(flags) local_irq_save(flags)
|
|
|
|
#define EXIT_CRITICAL(flags) local_irq_restore(flags)
|
|
|
|
|
|
|
|
#endif /* CONFIG_MIPS_MT_SMTC */
|
|
|
|
|
2007-06-06 08:52:43 +02:00
|
|
|
#if defined(CONFIG_CPU_LOONGSON2)
|
|
|
|
/*
|
|
|
|
* LOONGSON2 has a 4 entry itlb which is a subset of dtlb,
|
|
|
|
* unfortrunately, itlb is not totally transparent to software.
|
|
|
|
*/
|
|
|
|
#define FLUSH_ITLB write_c0_diag(4);
|
|
|
|
|
|
|
|
#define FLUSH_ITLB_VM(vma) { if ((vma)->vm_flags & VM_EXEC) write_c0_diag(4); }
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
#define FLUSH_ITLB
|
|
|
|
#define FLUSH_ITLB_VM(vma)
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
void local_flush_tlb_all(void)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned long old_ctx;
|
|
|
|
int entry;
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Save old context and create impossible VPN2 value */
|
|
|
|
old_ctx = read_c0_entryhi();
|
|
|
|
write_c0_entrylo0(0);
|
|
|
|
write_c0_entrylo1(0);
|
|
|
|
|
|
|
|
entry = read_c0_wired();
|
|
|
|
|
|
|
|
/* Blast 'em all away. */
|
|
|
|
while (entry < current_cpu_data.tlbsize) {
|
2005-04-02 12:21:56 +02:00
|
|
|
/* Make sure all entries differ. */
|
|
|
|
write_c0_entryhi(UNIQUE_ENTRYHI(entry));
|
2005-04-17 00:20:36 +02:00
|
|
|
write_c0_index(entry);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
entry++;
|
|
|
|
}
|
|
|
|
tlbw_use_hazard();
|
|
|
|
write_c0_entryhi(old_ctx);
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB;
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2005-04-02 12:21:56 +02:00
|
|
|
/* All entries common to a mm share an asid. To effectively flush
|
|
|
|
these entries, we just bump the asid. */
|
2005-04-17 00:20:36 +02:00
|
|
|
void local_flush_tlb_mm(struct mm_struct *mm)
|
|
|
|
{
|
2005-04-02 12:21:56 +02:00
|
|
|
int cpu;
|
|
|
|
|
|
|
|
preempt_disable();
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-04-02 12:21:56 +02:00
|
|
|
cpu = smp_processor_id();
|
|
|
|
|
|
|
|
if (cpu_context(cpu, mm) != 0) {
|
|
|
|
drop_mmu_context(mm, cpu);
|
|
|
|
}
|
|
|
|
|
|
|
|
preempt_enable();
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void local_flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
|
|
|
|
unsigned long end)
|
|
|
|
{
|
|
|
|
struct mm_struct *mm = vma->vm_mm;
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
if (cpu_context(cpu, mm) != 0) {
|
2009-05-20 08:12:32 +02:00
|
|
|
unsigned long size, flags;
|
2012-01-11 15:37:13 +01:00
|
|
|
int huge = is_vm_hugetlb_page(vma);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2012-01-11 15:37:13 +01:00
|
|
|
if (huge) {
|
|
|
|
start = round_down(start, HPAGE_SIZE);
|
|
|
|
end = round_up(end, HPAGE_SIZE);
|
|
|
|
size = (end - start) >> HPAGE_SHIFT;
|
|
|
|
} else {
|
|
|
|
start = round_down(start, PAGE_SIZE << 1);
|
|
|
|
end = round_up(end, PAGE_SIZE << 1);
|
|
|
|
size = (end - start) >> (PAGE_SHIFT + 1);
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
if (size <= current_cpu_data.tlbsize/2) {
|
|
|
|
int oldpid = read_c0_entryhi();
|
|
|
|
int newpid = cpu_asid(cpu, mm);
|
|
|
|
|
|
|
|
while (start < end) {
|
|
|
|
int idx;
|
|
|
|
|
|
|
|
write_c0_entryhi(start | newpid);
|
2012-01-11 15:37:13 +01:00
|
|
|
if (huge)
|
|
|
|
start += HPAGE_SIZE;
|
|
|
|
else
|
|
|
|
start += (PAGE_SIZE << 1);
|
2005-04-17 00:20:36 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_probe();
|
2006-09-08 04:16:21 +02:00
|
|
|
tlb_probe_hazard();
|
2005-04-17 00:20:36 +02:00
|
|
|
idx = read_c0_index();
|
|
|
|
write_c0_entrylo0(0);
|
|
|
|
write_c0_entrylo1(0);
|
|
|
|
if (idx < 0)
|
|
|
|
continue;
|
|
|
|
/* Make sure all entries differ. */
|
2005-04-02 12:21:56 +02:00
|
|
|
write_c0_entryhi(UNIQUE_ENTRYHI(idx));
|
2005-04-17 00:20:36 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
}
|
|
|
|
tlbw_use_hazard();
|
|
|
|
write_c0_entryhi(oldpid);
|
|
|
|
} else {
|
|
|
|
drop_mmu_context(mm, cpu);
|
|
|
|
}
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB;
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void local_flush_tlb_kernel_range(unsigned long start, unsigned long end)
|
|
|
|
{
|
2009-05-20 08:12:32 +02:00
|
|
|
unsigned long size, flags;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
size = (end - start + (PAGE_SIZE - 1)) >> PAGE_SHIFT;
|
|
|
|
size = (size + 1) >> 1;
|
|
|
|
if (size <= current_cpu_data.tlbsize / 2) {
|
|
|
|
int pid = read_c0_entryhi();
|
|
|
|
|
|
|
|
start &= (PAGE_MASK << 1);
|
|
|
|
end += ((PAGE_SIZE << 1) - 1);
|
|
|
|
end &= (PAGE_MASK << 1);
|
|
|
|
|
|
|
|
while (start < end) {
|
|
|
|
int idx;
|
|
|
|
|
|
|
|
write_c0_entryhi(start);
|
|
|
|
start += (PAGE_SIZE << 1);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_probe();
|
2006-09-08 04:16:21 +02:00
|
|
|
tlb_probe_hazard();
|
2005-04-17 00:20:36 +02:00
|
|
|
idx = read_c0_index();
|
|
|
|
write_c0_entrylo0(0);
|
|
|
|
write_c0_entrylo1(0);
|
|
|
|
if (idx < 0)
|
|
|
|
continue;
|
|
|
|
/* Make sure all entries differ. */
|
2005-04-02 12:21:56 +02:00
|
|
|
write_c0_entryhi(UNIQUE_ENTRYHI(idx));
|
2005-04-17 00:20:36 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
}
|
|
|
|
tlbw_use_hazard();
|
|
|
|
write_c0_entryhi(pid);
|
|
|
|
} else {
|
|
|
|
local_flush_tlb_all();
|
|
|
|
}
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB;
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void local_flush_tlb_page(struct vm_area_struct *vma, unsigned long page)
|
|
|
|
{
|
|
|
|
int cpu = smp_processor_id();
|
|
|
|
|
|
|
|
if (cpu_context(cpu, vma->vm_mm) != 0) {
|
|
|
|
unsigned long flags;
|
|
|
|
int oldpid, newpid, idx;
|
|
|
|
|
|
|
|
newpid = cpu_asid(cpu, vma->vm_mm);
|
|
|
|
page &= (PAGE_MASK << 1);
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
oldpid = read_c0_entryhi();
|
|
|
|
write_c0_entryhi(page | newpid);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_probe();
|
2006-09-08 04:16:21 +02:00
|
|
|
tlb_probe_hazard();
|
2005-04-17 00:20:36 +02:00
|
|
|
idx = read_c0_index();
|
|
|
|
write_c0_entrylo0(0);
|
|
|
|
write_c0_entrylo1(0);
|
|
|
|
if (idx < 0)
|
|
|
|
goto finish;
|
|
|
|
/* Make sure all entries differ. */
|
2005-04-02 12:21:56 +02:00
|
|
|
write_c0_entryhi(UNIQUE_ENTRYHI(idx));
|
2005-04-17 00:20:36 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
tlbw_use_hazard();
|
|
|
|
|
|
|
|
finish:
|
|
|
|
write_c0_entryhi(oldpid);
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB_VM(vma);
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This one is only used for pages with the global bit set so we don't care
|
|
|
|
* much about the ASID.
|
|
|
|
*/
|
|
|
|
void local_flush_tlb_one(unsigned long page)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
int oldpid, idx;
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
oldpid = read_c0_entryhi();
|
2005-04-02 12:21:56 +02:00
|
|
|
page &= (PAGE_MASK << 1);
|
2005-04-17 00:20:36 +02:00
|
|
|
write_c0_entryhi(page);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_probe();
|
2006-09-08 04:16:21 +02:00
|
|
|
tlb_probe_hazard();
|
2005-04-17 00:20:36 +02:00
|
|
|
idx = read_c0_index();
|
|
|
|
write_c0_entrylo0(0);
|
|
|
|
write_c0_entrylo1(0);
|
|
|
|
if (idx >= 0) {
|
|
|
|
/* Make sure all entries differ. */
|
2005-04-02 12:21:56 +02:00
|
|
|
write_c0_entryhi(UNIQUE_ENTRYHI(idx));
|
2005-04-17 00:20:36 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
tlbw_use_hazard();
|
|
|
|
}
|
|
|
|
write_c0_entryhi(oldpid);
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB;
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We will need multiple versions of update_mmu_cache(), one that just
|
|
|
|
* updates the TLB with the new pte(s), and another which also checks
|
|
|
|
* for the R4k "end of page" hardware bug and does the needy.
|
|
|
|
*/
|
|
|
|
void __update_tlb(struct vm_area_struct * vma, unsigned long address, pte_t pte)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
pgd_t *pgdp;
|
2005-02-10 13:19:59 +01:00
|
|
|
pud_t *pudp;
|
2005-04-17 00:20:36 +02:00
|
|
|
pmd_t *pmdp;
|
|
|
|
pte_t *ptep;
|
|
|
|
int idx, pid;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Handle debugger faulting in for debugee.
|
|
|
|
*/
|
|
|
|
if (current->active_mm != vma->vm_mm)
|
|
|
|
return;
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-02 12:21:56 +02:00
|
|
|
|
|
|
|
pid = read_c0_entryhi() & ASID_MASK;
|
2005-04-17 00:20:36 +02:00
|
|
|
address &= (PAGE_MASK << 1);
|
|
|
|
write_c0_entryhi(address | pid);
|
|
|
|
pgdp = pgd_offset(vma->vm_mm, address);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_probe();
|
2006-09-08 04:16:21 +02:00
|
|
|
tlb_probe_hazard();
|
2005-02-10 13:19:59 +01:00
|
|
|
pudp = pud_offset(pgdp, address);
|
|
|
|
pmdp = pmd_offset(pudp, address);
|
2005-04-17 00:20:36 +02:00
|
|
|
idx = read_c0_index();
|
2009-05-28 02:47:44 +02:00
|
|
|
#ifdef CONFIG_HUGETLB_PAGE
|
|
|
|
/* this could be a huge page */
|
|
|
|
if (pmd_huge(*pmdp)) {
|
|
|
|
unsigned long lo;
|
|
|
|
write_c0_pagemask(PM_HUGE_MASK);
|
|
|
|
ptep = (pte_t *)pmdp;
|
2010-02-11 00:12:47 +01:00
|
|
|
lo = pte_to_entrylo(pte_val(*ptep));
|
2009-05-28 02:47:44 +02:00
|
|
|
write_c0_entrylo0(lo);
|
|
|
|
write_c0_entrylo1(lo + (HPAGE_SIZE >> 7));
|
|
|
|
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
if (idx < 0)
|
|
|
|
tlb_write_random();
|
|
|
|
else
|
|
|
|
tlb_write_indexed();
|
|
|
|
write_c0_pagemask(PM_DEFAULT_MASK);
|
|
|
|
} else
|
|
|
|
#endif
|
|
|
|
{
|
|
|
|
ptep = pte_offset_map(pmdp, address);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-09-19 01:46:32 +02:00
|
|
|
#if defined(CONFIG_64BIT_PHYS_ADDR) && defined(CONFIG_CPU_MIPS32)
|
2009-05-28 02:47:44 +02:00
|
|
|
write_c0_entrylo0(ptep->pte_high);
|
|
|
|
ptep++;
|
|
|
|
write_c0_entrylo1(ptep->pte_high);
|
2005-04-17 00:20:36 +02:00
|
|
|
#else
|
2010-02-11 00:12:47 +01:00
|
|
|
write_c0_entrylo0(pte_to_entrylo(pte_val(*ptep++)));
|
|
|
|
write_c0_entrylo1(pte_to_entrylo(pte_val(*ptep)));
|
2005-04-17 00:20:36 +02:00
|
|
|
#endif
|
2009-05-28 02:47:44 +02:00
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
if (idx < 0)
|
|
|
|
tlb_write_random();
|
|
|
|
else
|
|
|
|
tlb_write_indexed();
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
tlbw_use_hazard();
|
2007-06-06 08:52:43 +02:00
|
|
|
FLUSH_ITLB_VM(vma);
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2011-08-02 19:51:08 +02:00
|
|
|
void add_wired_entry(unsigned long entrylo0, unsigned long entrylo1,
|
|
|
|
unsigned long entryhi, unsigned long pagemask)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
unsigned long wired;
|
|
|
|
unsigned long old_pagemask;
|
|
|
|
unsigned long old_ctx;
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
ENTER_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Save old context and create impossible VPN2 value */
|
|
|
|
old_ctx = read_c0_entryhi();
|
|
|
|
old_pagemask = read_c0_pagemask();
|
|
|
|
wired = read_c0_wired();
|
|
|
|
write_c0_wired(wired + 1);
|
|
|
|
write_c0_index(wired);
|
2006-09-08 04:16:21 +02:00
|
|
|
tlbw_use_hazard(); /* What is the hazard here? */
|
2005-04-17 00:20:36 +02:00
|
|
|
write_c0_pagemask(pagemask);
|
|
|
|
write_c0_entryhi(entryhi);
|
|
|
|
write_c0_entrylo0(entrylo0);
|
|
|
|
write_c0_entrylo1(entrylo1);
|
|
|
|
mtc0_tlbw_hazard();
|
|
|
|
tlb_write_indexed();
|
|
|
|
tlbw_use_hazard();
|
|
|
|
|
|
|
|
write_c0_entryhi(old_ctx);
|
2006-09-08 04:16:21 +02:00
|
|
|
tlbw_use_hazard(); /* What is the hazard here? */
|
2005-04-17 00:20:36 +02:00
|
|
|
write_c0_pagemask(old_pagemask);
|
|
|
|
local_flush_tlb_all();
|
2006-04-05 10:45:45 +02:00
|
|
|
EXIT_CRITICAL(flags);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2009-09-17 02:25:07 +02:00
|
|
|
static int __cpuinitdata ntlb;
|
2006-04-05 10:45:45 +02:00
|
|
|
static int __init set_ntlb(char *str)
|
|
|
|
{
|
|
|
|
get_option(&str, &ntlb);
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
__setup("ntlb=", set_ntlb);
|
|
|
|
|
2008-03-08 10:56:28 +01:00
|
|
|
void __cpuinit tlb_init(void)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
/*
|
|
|
|
* You should never change this register:
|
|
|
|
* - On R4600 1.7 the tlbp never hits for pages smaller than
|
|
|
|
* the value in the c0_pagemask register.
|
|
|
|
* - The entire mm handling assumes the c0_pagemask register to
|
2008-02-29 01:43:47 +01:00
|
|
|
* be set to fixed-size pages.
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
write_c0_pagemask(PM_DEFAULT_MASK);
|
|
|
|
write_c0_wired(0);
|
2009-01-07 00:07:20 +01:00
|
|
|
if (current_cpu_type() == CPU_R10000 ||
|
|
|
|
current_cpu_type() == CPU_R12000 ||
|
|
|
|
current_cpu_type() == CPU_R14000)
|
|
|
|
write_c0_framemask(0);
|
2010-02-11 00:12:47 +01:00
|
|
|
|
|
|
|
if (kernel_uses_smartmips_rixi) {
|
|
|
|
/*
|
|
|
|
* Enable the no read, no exec bits, and enable large virtual
|
|
|
|
* address.
|
|
|
|
*/
|
|
|
|
u32 pg = PG_RIE | PG_XIE;
|
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
pg |= PG_ELPA;
|
|
|
|
#endif
|
|
|
|
write_c0_pagegrain(pg);
|
|
|
|
}
|
|
|
|
|
2006-03-14 15:35:27 +01:00
|
|
|
/* From this point on the ARC firmware is dead. */
|
2005-04-17 00:20:36 +02:00
|
|
|
local_flush_tlb_all();
|
|
|
|
|
2006-03-14 15:35:27 +01:00
|
|
|
/* Did I tell you that ARC SUCKS? */
|
|
|
|
|
2006-04-05 10:45:45 +02:00
|
|
|
if (ntlb) {
|
|
|
|
if (ntlb > 1 && ntlb <= current_cpu_data.tlbsize) {
|
|
|
|
int wired = current_cpu_data.tlbsize - ntlb;
|
|
|
|
write_c0_wired(wired);
|
|
|
|
write_c0_index(wired-1);
|
2007-10-12 00:46:15 +02:00
|
|
|
printk("Restricting TLB to %d entries\n", ntlb);
|
2006-04-05 10:45:45 +02:00
|
|
|
} else
|
|
|
|
printk("Ignoring invalid argument ntlb=%d\n", ntlb);
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
build_tlb_refill_handler();
|
|
|
|
}
|