2006-08-30 00:12:40 +02:00
|
|
|
/*
|
|
|
|
* pata_sil680.c - SIL680 PATA for new ATA layer
|
|
|
|
* (C) 2005 Red Hat Inc
|
|
|
|
* Alan Cox <alan@redhat.com>
|
|
|
|
*
|
|
|
|
* based upon
|
|
|
|
*
|
|
|
|
* linux/drivers/ide/pci/siimage.c Version 1.07 Nov 30, 2003
|
|
|
|
*
|
|
|
|
* Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
|
|
|
|
* Copyright (C) 2003 Red Hat <alan@redhat.com>
|
|
|
|
*
|
|
|
|
* May be copied or modified under the terms of the GNU General Public License
|
|
|
|
*
|
|
|
|
* Documentation publically available.
|
|
|
|
*
|
|
|
|
* If you have strange problems with nVidia chipset systems please
|
|
|
|
* see the SI support documentation and update your system BIOS
|
|
|
|
* if neccessary
|
|
|
|
*
|
|
|
|
* TODO
|
|
|
|
* If we know all our devices are LBA28 (or LBA28 sized) we could use
|
|
|
|
* the command fifo mode.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "pata_sil680"
|
2007-08-31 10:54:06 +02:00
|
|
|
#define DRV_VERSION "0.4.7"
|
2006-08-30 00:12:40 +02:00
|
|
|
|
2007-05-28 13:22:30 +02:00
|
|
|
#define SIL680_MMIO_BAR 5
|
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
/**
|
|
|
|
* sil680_selreg - return register base
|
|
|
|
* @hwif: interface
|
|
|
|
* @r: config offset
|
|
|
|
*
|
|
|
|
* Turn a config register offset into the right address in either
|
|
|
|
* PCI space or MMIO space to access the control register in question
|
|
|
|
* Thankfully this is a configuration operation so isnt performance
|
|
|
|
* criticial.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static unsigned long sil680_selreg(struct ata_port *ap, int r)
|
|
|
|
{
|
|
|
|
unsigned long base = 0xA0 + r;
|
|
|
|
base += (ap->port_no << 4);
|
|
|
|
return base;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sil680_seldev - return register base
|
|
|
|
* @hwif: interface
|
|
|
|
* @r: config offset
|
|
|
|
*
|
|
|
|
* Turn a config register offset into the right address in either
|
|
|
|
* PCI space or MMIO space to access the control register in question
|
|
|
|
* including accounting for the unit shift.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static unsigned long sil680_seldev(struct ata_port *ap, struct ata_device *adev, int r)
|
|
|
|
{
|
|
|
|
unsigned long base = 0xA0 + r;
|
|
|
|
base += (ap->port_no << 4);
|
|
|
|
base |= adev->devno ? 2 : 0;
|
|
|
|
return base;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sil680_cable_detect - cable detection
|
|
|
|
* @ap: ATA port
|
|
|
|
*
|
|
|
|
* Perform cable detection. The SIL680 stores this in PCI config
|
|
|
|
* space for us.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static int sil680_cable_detect(struct ata_port *ap) {
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
unsigned long addr = sil680_selreg(ap, 0);
|
|
|
|
u8 ata66;
|
|
|
|
pci_read_config_byte(pdev, addr, &ata66);
|
|
|
|
if (ata66 & 1)
|
|
|
|
return ATA_CBL_PATA80;
|
|
|
|
else
|
|
|
|
return ATA_CBL_PATA40;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sil680_bus_reset - reset the SIL680 bus
|
2007-08-06 11:36:23 +02:00
|
|
|
* @link: ATA link to reset
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 08:50:52 +01:00
|
|
|
* @deadline: deadline jiffies for the operation
|
2006-08-30 00:12:40 +02:00
|
|
|
*
|
|
|
|
* Perform the SIL680 housekeeping when doing an ATA bus reset
|
|
|
|
*/
|
|
|
|
|
2007-08-06 11:36:23 +02:00
|
|
|
static int sil680_bus_reset(struct ata_link *link, unsigned int *classes,
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 08:50:52 +01:00
|
|
|
unsigned long deadline)
|
2006-08-30 00:12:40 +02:00
|
|
|
{
|
2007-08-06 11:36:23 +02:00
|
|
|
struct ata_port *ap = link->ap;
|
2006-08-30 00:12:40 +02:00
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
unsigned long addr = sil680_selreg(ap, 0);
|
|
|
|
u8 reset;
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, addr, &reset);
|
|
|
|
pci_write_config_byte(pdev, addr, reset | 0x03);
|
|
|
|
udelay(25);
|
|
|
|
pci_write_config_byte(pdev, addr, reset);
|
2007-08-06 11:36:23 +02:00
|
|
|
return ata_std_softreset(link, classes, deadline);
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void sil680_error_handler(struct ata_port *ap)
|
|
|
|
{
|
2007-03-09 13:24:15 +01:00
|
|
|
ata_bmdma_drive_eh(ap, ata_std_prereset, sil680_bus_reset, NULL, ata_std_postreset);
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sil680_set_piomode - set initial PIO mode data
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: ATA device
|
|
|
|
*
|
|
|
|
* Program the SIL680 registers for PIO mode. Note that the task speed
|
|
|
|
* registers are shared between the devices so we must pick the lowest
|
|
|
|
* mode for command work.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void sil680_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
static u16 speed_p[5] = { 0x328A, 0x2283, 0x1104, 0x10C3, 0x10C1 };
|
2007-01-28 19:33:44 +01:00
|
|
|
static u16 speed_t[5] = { 0x328A, 0x2283, 0x1281, 0x10C3, 0x10C1 };
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
unsigned long tfaddr = sil680_selreg(ap, 0x02);
|
|
|
|
unsigned long addr = sil680_seldev(ap, adev, 0x04);
|
2007-02-20 18:49:25 +01:00
|
|
|
unsigned long addr_mask = 0x80 + 4 * ap->port_no;
|
2006-08-30 00:12:40 +02:00
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
int pio = adev->pio_mode - XFER_PIO_0;
|
|
|
|
int lowest_pio = pio;
|
2007-02-20 18:49:25 +01:00
|
|
|
int port_shift = 4 * adev->devno;
|
2006-08-30 00:12:40 +02:00
|
|
|
u16 reg;
|
2007-02-20 18:49:25 +01:00
|
|
|
u8 mode;
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
struct ata_device *pair = ata_dev_pair(adev);
|
|
|
|
|
|
|
|
if (pair != NULL && adev->pio_mode > pair->pio_mode)
|
|
|
|
lowest_pio = pair->pio_mode - XFER_PIO_0;
|
|
|
|
|
|
|
|
pci_write_config_word(pdev, addr, speed_p[pio]);
|
|
|
|
pci_write_config_word(pdev, tfaddr, speed_t[lowest_pio]);
|
|
|
|
|
|
|
|
pci_read_config_word(pdev, tfaddr-2, ®);
|
2007-02-20 18:49:25 +01:00
|
|
|
pci_read_config_byte(pdev, addr_mask, &mode);
|
2007-02-26 11:51:33 +01:00
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
reg &= ~0x0200; /* Clear IORDY */
|
2007-02-20 18:49:25 +01:00
|
|
|
mode &= ~(3 << port_shift); /* Clear IORDY and DMA bits */
|
2007-02-26 11:51:33 +01:00
|
|
|
|
2007-02-20 18:49:25 +01:00
|
|
|
if (ata_pio_need_iordy(adev)) {
|
2006-08-30 00:12:40 +02:00
|
|
|
reg |= 0x0200; /* Enable IORDY */
|
2007-02-20 18:49:25 +01:00
|
|
|
mode |= 1 << port_shift;
|
|
|
|
}
|
2006-08-30 00:12:40 +02:00
|
|
|
pci_write_config_word(pdev, tfaddr-2, reg);
|
2007-02-20 18:49:25 +01:00
|
|
|
pci_write_config_byte(pdev, addr_mask, mode);
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sil680_set_dmamode - set initial DMA mode data
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: ATA device
|
|
|
|
*
|
|
|
|
* Program the MWDMA/UDMA modes for the sil680 k
|
|
|
|
* chipset. The MWDMA mode values are pulled from a lookup table
|
|
|
|
* while the chipset uses mode number for UDMA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void sil680_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
static u8 ultra_table[2][7] = {
|
|
|
|
{ 0x0C, 0x07, 0x05, 0x04, 0x02, 0x01, 0xFF }, /* 100MHz */
|
|
|
|
{ 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 }, /* 133Mhz */
|
|
|
|
};
|
|
|
|
static u16 dma_table[3] = { 0x2208, 0x10C2, 0x10C1 };
|
|
|
|
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
unsigned long ma = sil680_seldev(ap, adev, 0x08);
|
|
|
|
unsigned long ua = sil680_seldev(ap, adev, 0x0C);
|
|
|
|
unsigned long addr_mask = 0x80 + 4 * ap->port_no;
|
|
|
|
int port_shift = adev->devno * 4;
|
|
|
|
u8 scsc, mode;
|
|
|
|
u16 multi, ultra;
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &scsc);
|
|
|
|
pci_read_config_byte(pdev, addr_mask, &mode);
|
|
|
|
pci_read_config_word(pdev, ma, &multi);
|
|
|
|
pci_read_config_word(pdev, ua, &ultra);
|
|
|
|
|
|
|
|
/* Mask timing bits */
|
|
|
|
ultra &= ~0x3F;
|
|
|
|
mode &= ~(0x03 << port_shift);
|
|
|
|
|
|
|
|
/* Extract scsc */
|
|
|
|
scsc = (scsc & 0x30) ? 1: 0;
|
|
|
|
|
|
|
|
if (adev->dma_mode >= XFER_UDMA_0) {
|
|
|
|
multi = 0x10C1;
|
|
|
|
ultra |= ultra_table[scsc][adev->dma_mode - XFER_UDMA_0];
|
|
|
|
mode |= (0x03 << port_shift);
|
|
|
|
} else {
|
|
|
|
multi = dma_table[adev->dma_mode - XFER_MW_DMA_0];
|
|
|
|
mode |= (0x02 << port_shift);
|
|
|
|
}
|
|
|
|
pci_write_config_byte(pdev, addr_mask, mode);
|
|
|
|
pci_write_config_word(pdev, ma, multi);
|
|
|
|
pci_write_config_word(pdev, ua, ultra);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct scsi_host_template sil680_sht = {
|
|
|
|
.module = THIS_MODULE,
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.ioctl = ata_scsi_ioctl,
|
|
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
|
|
.sg_tablesize = LIBATA_MAX_PRD,
|
|
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
|
|
.emulated = ATA_SHT_EMULATED,
|
|
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
|
|
.proc_name = DRV_NAME,
|
|
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
|
|
.slave_configure = ata_scsi_slave_config,
|
2006-11-29 03:26:47 +01:00
|
|
|
.slave_destroy = ata_scsi_slave_destroy,
|
2006-08-30 00:12:40 +02:00
|
|
|
.bios_param = ata_std_bios_param,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations sil680_port_ops = {
|
|
|
|
.set_piomode = sil680_set_piomode,
|
|
|
|
.set_dmamode = sil680_set_dmamode,
|
|
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
|
|
|
.error_handler = sil680_error_handler,
|
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-03-09 13:24:15 +01:00
|
|
|
.cable_detect = sil680_cable_detect,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2006-09-27 11:41:13 +02:00
|
|
|
|
2007-02-01 07:06:36 +01:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.irq_handler = ata_interrupt,
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 08:27:58 +01:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.port_start = ata_port_start,
|
|
|
|
};
|
|
|
|
|
2006-11-22 18:28:41 +01:00
|
|
|
/**
|
|
|
|
* sil680_init_chip - chip setup
|
|
|
|
* @pdev: PCI device
|
|
|
|
*
|
|
|
|
* Perform all the chip setup which must be done both when the device
|
|
|
|
* is powered up on boot and when we resume in case we resumed from RAM.
|
|
|
|
* Returns the final clock settings.
|
|
|
|
*/
|
2006-12-11 17:14:06 +01:00
|
|
|
|
2006-11-22 18:28:41 +01:00
|
|
|
static u8 sil680_init_chip(struct pci_dev *pdev)
|
2006-08-30 00:12:40 +02:00
|
|
|
{
|
|
|
|
u32 class_rev = 0;
|
|
|
|
u8 tmpbyte = 0;
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, PCI_CLASS_REVISION, &class_rev);
|
|
|
|
class_rev &= 0xff;
|
|
|
|
/* FIXME: double check */
|
|
|
|
pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, (class_rev) ? 1 : 255);
|
|
|
|
|
|
|
|
pci_write_config_byte(pdev, 0x80, 0x00);
|
|
|
|
pci_write_config_byte(pdev, 0x84, 0x00);
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &tmpbyte);
|
|
|
|
|
2007-05-28 13:22:30 +02:00
|
|
|
dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n",
|
|
|
|
tmpbyte & 1, tmpbyte & 0x30);
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
switch(tmpbyte & 0x30) {
|
|
|
|
case 0x00:
|
|
|
|
/* 133 clock attempt to force it on */
|
|
|
|
pci_write_config_byte(pdev, 0x8A, tmpbyte|0x10);
|
|
|
|
break;
|
|
|
|
case 0x30:
|
|
|
|
/* if clocking is disabled */
|
|
|
|
/* 133 clock attempt to force it on */
|
|
|
|
pci_write_config_byte(pdev, 0x8A, tmpbyte & ~0x20);
|
|
|
|
break;
|
|
|
|
case 0x10:
|
|
|
|
/* 133 already */
|
|
|
|
break;
|
|
|
|
case 0x20:
|
|
|
|
/* BIOS set PCI x2 clocking */
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &tmpbyte);
|
2007-05-28 13:22:30 +02:00
|
|
|
dev_dbg(&pdev->dev, "sil680: BA5_EN = %d clock = %02X\n",
|
|
|
|
tmpbyte & 1, tmpbyte & 0x30);
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
pci_write_config_byte(pdev, 0xA1, 0x72);
|
|
|
|
pci_write_config_word(pdev, 0xA2, 0x328A);
|
|
|
|
pci_write_config_dword(pdev, 0xA4, 0x62DD62DD);
|
|
|
|
pci_write_config_dword(pdev, 0xA8, 0x43924392);
|
|
|
|
pci_write_config_dword(pdev, 0xAC, 0x40094009);
|
|
|
|
pci_write_config_byte(pdev, 0xB1, 0x72);
|
|
|
|
pci_write_config_word(pdev, 0xB2, 0x328A);
|
|
|
|
pci_write_config_dword(pdev, 0xB4, 0x62DD62DD);
|
|
|
|
pci_write_config_dword(pdev, 0xB8, 0x43924392);
|
|
|
|
pci_write_config_dword(pdev, 0xBC, 0x40094009);
|
|
|
|
|
|
|
|
switch(tmpbyte & 0x30) {
|
|
|
|
case 0x00: printk(KERN_INFO "sil680: 100MHz clock.\n");break;
|
|
|
|
case 0x10: printk(KERN_INFO "sil680: 133MHz clock.\n");break;
|
|
|
|
case 0x20: printk(KERN_INFO "sil680: Using PCI clock.\n");break;
|
|
|
|
/* This last case is _NOT_ ok */
|
|
|
|
case 0x30: printk(KERN_ERR "sil680: Clock disabled ?\n");
|
2006-11-22 18:28:41 +01:00
|
|
|
}
|
|
|
|
return tmpbyte & 0x30;
|
|
|
|
}
|
|
|
|
|
2007-05-28 13:22:30 +02:00
|
|
|
static int __devinit sil680_init_one(struct pci_dev *pdev,
|
|
|
|
const struct pci_device_id *id)
|
2006-11-22 18:28:41 +01:00
|
|
|
{
|
2007-05-04 12:43:58 +02:00
|
|
|
static const struct ata_port_info info = {
|
2006-11-22 18:28:41 +01:00
|
|
|
.sht = &sil680_sht,
|
2007-05-28 12:59:48 +02:00
|
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
2006-11-22 18:28:41 +01:00
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0x07,
|
2007-07-09 18:16:50 +02:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2006-11-22 18:28:41 +01:00
|
|
|
.port_ops = &sil680_port_ops
|
|
|
|
};
|
2007-05-04 12:43:58 +02:00
|
|
|
static const struct ata_port_info info_slow = {
|
2006-11-22 18:28:41 +01:00
|
|
|
.sht = &sil680_sht,
|
2007-05-28 12:59:48 +02:00
|
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
2006-11-22 18:28:41 +01:00
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0x07,
|
2007-07-09 18:16:50 +02:00
|
|
|
.udma_mask = ATA_UDMA5,
|
2006-11-22 18:28:41 +01:00
|
|
|
.port_ops = &sil680_port_ops
|
|
|
|
};
|
2007-05-04 12:43:58 +02:00
|
|
|
const struct ata_port_info *ppi[] = { &info, NULL };
|
2006-11-22 18:28:41 +01:00
|
|
|
static int printed_version;
|
|
|
|
|
|
|
|
if (!printed_version++)
|
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
|
|
|
|
|
|
|
|
switch(sil680_init_chip(pdev))
|
|
|
|
{
|
|
|
|
case 0:
|
2007-05-04 12:43:58 +02:00
|
|
|
ppi[0] = &info_slow;
|
2006-11-22 18:28:41 +01:00
|
|
|
break;
|
|
|
|
case 0x30:
|
|
|
|
return -ENODEV;
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
2007-05-04 12:43:58 +02:00
|
|
|
return ata_pci_init_one(pdev, ppi);
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
|
|
|
|
2007-03-02 09:31:26 +01:00
|
|
|
#ifdef CONFIG_PM
|
2006-11-22 18:28:41 +01:00
|
|
|
static int sil680_reinit_one(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
sil680_init_chip(pdev);
|
|
|
|
return ata_pci_device_resume(pdev);
|
|
|
|
}
|
2007-03-02 09:31:26 +01:00
|
|
|
#endif
|
2006-11-22 18:28:41 +01:00
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
static const struct pci_device_id sil680[] = {
|
2006-09-29 02:21:59 +02:00
|
|
|
{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_680), },
|
|
|
|
|
|
|
|
{ },
|
2006-08-30 00:12:40 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver sil680_pci_driver = {
|
2006-09-29 02:21:59 +02:00
|
|
|
.name = DRV_NAME,
|
2006-08-30 00:12:40 +02:00
|
|
|
.id_table = sil680,
|
|
|
|
.probe = sil680_init_one,
|
2006-11-22 18:28:41 +01:00
|
|
|
.remove = ata_pci_remove_one,
|
2007-03-02 09:31:26 +01:00
|
|
|
#ifdef CONFIG_PM
|
2006-11-22 18:28:41 +01:00
|
|
|
.suspend = ata_pci_device_suspend,
|
|
|
|
.resume = sil680_reinit_one,
|
2007-03-02 09:31:26 +01:00
|
|
|
#endif
|
2006-08-30 00:12:40 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static int __init sil680_init(void)
|
|
|
|
{
|
|
|
|
return pci_register_driver(&sil680_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit sil680_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&sil680_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Alan Cox");
|
|
|
|
MODULE_DESCRIPTION("low-level driver for SI680 PATA");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, sil680);
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|
|
|
|
module_init(sil680_init);
|
|
|
|
module_exit(sil680_exit);
|