2009-06-05 17:32:59 +02:00
|
|
|
/*
|
|
|
|
* wm8993.c -- WM8993 ALSA SoC audio driver
|
|
|
|
*
|
2010-02-01 19:31:06 +01:00
|
|
|
* Copyright 2009, 2010 Wolfson Microelectronics plc
|
2009-06-05 17:32:59 +02:00
|
|
|
*
|
|
|
|
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/moduleparam.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/pm.h>
|
|
|
|
#include <linux/i2c.h>
|
2010-02-03 12:51:42 +01:00
|
|
|
#include <linux/regulator/consumer.h>
|
2009-06-05 17:32:59 +02:00
|
|
|
#include <linux/spi/spi.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 09:04:11 +01:00
|
|
|
#include <linux/slab.h>
|
2009-06-05 17:32:59 +02:00
|
|
|
#include <sound/core.h>
|
|
|
|
#include <sound/pcm.h>
|
|
|
|
#include <sound/pcm_params.h>
|
|
|
|
#include <sound/tlv.h>
|
|
|
|
#include <sound/soc.h>
|
|
|
|
#include <sound/initval.h>
|
|
|
|
#include <sound/wm8993.h>
|
|
|
|
|
|
|
|
#include "wm8993.h"
|
2009-07-29 22:21:49 +02:00
|
|
|
#include "wm_hubs.h"
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-02-03 12:51:42 +01:00
|
|
|
#define WM8993_NUM_SUPPLIES 6
|
|
|
|
static const char *wm8993_supply_names[WM8993_NUM_SUPPLIES] = {
|
|
|
|
"DCVDD",
|
|
|
|
"DBVDD",
|
|
|
|
"AVDD1",
|
|
|
|
"AVDD2",
|
|
|
|
"CPVDD",
|
|
|
|
"SPKVDD",
|
|
|
|
};
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
static u16 wm8993_reg_defaults[WM8993_REGISTER_COUNT] = {
|
|
|
|
0x8993, /* R0 - Software Reset */
|
|
|
|
0x0000, /* R1 - Power Management (1) */
|
|
|
|
0x6000, /* R2 - Power Management (2) */
|
|
|
|
0x0000, /* R3 - Power Management (3) */
|
|
|
|
0x4050, /* R4 - Audio Interface (1) */
|
|
|
|
0x4000, /* R5 - Audio Interface (2) */
|
|
|
|
0x01C8, /* R6 - Clocking 1 */
|
|
|
|
0x0000, /* R7 - Clocking 2 */
|
|
|
|
0x0000, /* R8 - Audio Interface (3) */
|
|
|
|
0x0040, /* R9 - Audio Interface (4) */
|
|
|
|
0x0004, /* R10 - DAC CTRL */
|
|
|
|
0x00C0, /* R11 - Left DAC Digital Volume */
|
|
|
|
0x00C0, /* R12 - Right DAC Digital Volume */
|
|
|
|
0x0000, /* R13 - Digital Side Tone */
|
|
|
|
0x0300, /* R14 - ADC CTRL */
|
|
|
|
0x00C0, /* R15 - Left ADC Digital Volume */
|
|
|
|
0x00C0, /* R16 - Right ADC Digital Volume */
|
|
|
|
0x0000, /* R17 */
|
|
|
|
0x0000, /* R18 - GPIO CTRL 1 */
|
|
|
|
0x0010, /* R19 - GPIO1 */
|
|
|
|
0x0000, /* R20 - IRQ_DEBOUNCE */
|
|
|
|
0x0000, /* R21 */
|
|
|
|
0x8000, /* R22 - GPIOCTRL 2 */
|
|
|
|
0x0800, /* R23 - GPIO_POL */
|
|
|
|
0x008B, /* R24 - Left Line Input 1&2 Volume */
|
|
|
|
0x008B, /* R25 - Left Line Input 3&4 Volume */
|
|
|
|
0x008B, /* R26 - Right Line Input 1&2 Volume */
|
|
|
|
0x008B, /* R27 - Right Line Input 3&4 Volume */
|
|
|
|
0x006D, /* R28 - Left Output Volume */
|
|
|
|
0x006D, /* R29 - Right Output Volume */
|
|
|
|
0x0066, /* R30 - Line Outputs Volume */
|
|
|
|
0x0020, /* R31 - HPOUT2 Volume */
|
|
|
|
0x0079, /* R32 - Left OPGA Volume */
|
|
|
|
0x0079, /* R33 - Right OPGA Volume */
|
|
|
|
0x0003, /* R34 - SPKMIXL Attenuation */
|
|
|
|
0x0003, /* R35 - SPKMIXR Attenuation */
|
|
|
|
0x0011, /* R36 - SPKOUT Mixers */
|
|
|
|
0x0100, /* R37 - SPKOUT Boost */
|
|
|
|
0x0079, /* R38 - Speaker Volume Left */
|
|
|
|
0x0079, /* R39 - Speaker Volume Right */
|
|
|
|
0x0000, /* R40 - Input Mixer2 */
|
|
|
|
0x0000, /* R41 - Input Mixer3 */
|
|
|
|
0x0000, /* R42 - Input Mixer4 */
|
|
|
|
0x0000, /* R43 - Input Mixer5 */
|
|
|
|
0x0000, /* R44 - Input Mixer6 */
|
|
|
|
0x0000, /* R45 - Output Mixer1 */
|
|
|
|
0x0000, /* R46 - Output Mixer2 */
|
|
|
|
0x0000, /* R47 - Output Mixer3 */
|
|
|
|
0x0000, /* R48 - Output Mixer4 */
|
|
|
|
0x0000, /* R49 - Output Mixer5 */
|
|
|
|
0x0000, /* R50 - Output Mixer6 */
|
|
|
|
0x0000, /* R51 - HPOUT2 Mixer */
|
|
|
|
0x0000, /* R52 - Line Mixer1 */
|
|
|
|
0x0000, /* R53 - Line Mixer2 */
|
|
|
|
0x0000, /* R54 - Speaker Mixer */
|
|
|
|
0x0000, /* R55 - Additional Control */
|
|
|
|
0x0000, /* R56 - AntiPOP1 */
|
|
|
|
0x0000, /* R57 - AntiPOP2 */
|
|
|
|
0x0000, /* R58 - MICBIAS */
|
|
|
|
0x0000, /* R59 */
|
|
|
|
0x0000, /* R60 - FLL Control 1 */
|
|
|
|
0x0000, /* R61 - FLL Control 2 */
|
|
|
|
0x0000, /* R62 - FLL Control 3 */
|
|
|
|
0x2EE0, /* R63 - FLL Control 4 */
|
|
|
|
0x0002, /* R64 - FLL Control 5 */
|
|
|
|
0x2287, /* R65 - Clocking 3 */
|
|
|
|
0x025F, /* R66 - Clocking 4 */
|
|
|
|
0x0000, /* R67 - MW Slave Control */
|
|
|
|
0x0000, /* R68 */
|
|
|
|
0x0002, /* R69 - Bus Control 1 */
|
|
|
|
0x0000, /* R70 - Write Sequencer 0 */
|
|
|
|
0x0000, /* R71 - Write Sequencer 1 */
|
|
|
|
0x0000, /* R72 - Write Sequencer 2 */
|
|
|
|
0x0000, /* R73 - Write Sequencer 3 */
|
|
|
|
0x0000, /* R74 - Write Sequencer 4 */
|
|
|
|
0x0000, /* R75 - Write Sequencer 5 */
|
|
|
|
0x1F25, /* R76 - Charge Pump 1 */
|
|
|
|
0x0000, /* R77 */
|
|
|
|
0x0000, /* R78 */
|
|
|
|
0x0000, /* R79 */
|
|
|
|
0x0000, /* R80 */
|
|
|
|
0x0000, /* R81 - Class W 0 */
|
|
|
|
0x0000, /* R82 */
|
|
|
|
0x0000, /* R83 */
|
|
|
|
0x0000, /* R84 - DC Servo 0 */
|
|
|
|
0x054A, /* R85 - DC Servo 1 */
|
|
|
|
0x0000, /* R86 */
|
|
|
|
0x0000, /* R87 - DC Servo 3 */
|
|
|
|
0x0000, /* R88 - DC Servo Readback 0 */
|
|
|
|
0x0000, /* R89 - DC Servo Readback 1 */
|
|
|
|
0x0000, /* R90 - DC Servo Readback 2 */
|
|
|
|
0x0000, /* R91 */
|
|
|
|
0x0000, /* R92 */
|
|
|
|
0x0000, /* R93 */
|
|
|
|
0x0000, /* R94 */
|
|
|
|
0x0000, /* R95 */
|
|
|
|
0x0100, /* R96 - Analogue HP 0 */
|
|
|
|
0x0000, /* R97 */
|
|
|
|
0x0000, /* R98 - EQ1 */
|
|
|
|
0x000C, /* R99 - EQ2 */
|
|
|
|
0x000C, /* R100 - EQ3 */
|
|
|
|
0x000C, /* R101 - EQ4 */
|
|
|
|
0x000C, /* R102 - EQ5 */
|
|
|
|
0x000C, /* R103 - EQ6 */
|
|
|
|
0x0FCA, /* R104 - EQ7 */
|
|
|
|
0x0400, /* R105 - EQ8 */
|
|
|
|
0x00D8, /* R106 - EQ9 */
|
|
|
|
0x1EB5, /* R107 - EQ10 */
|
|
|
|
0xF145, /* R108 - EQ11 */
|
|
|
|
0x0B75, /* R109 - EQ12 */
|
|
|
|
0x01C5, /* R110 - EQ13 */
|
|
|
|
0x1C58, /* R111 - EQ14 */
|
|
|
|
0xF373, /* R112 - EQ15 */
|
|
|
|
0x0A54, /* R113 - EQ16 */
|
|
|
|
0x0558, /* R114 - EQ17 */
|
|
|
|
0x168E, /* R115 - EQ18 */
|
|
|
|
0xF829, /* R116 - EQ19 */
|
|
|
|
0x07AD, /* R117 - EQ20 */
|
|
|
|
0x1103, /* R118 - EQ21 */
|
|
|
|
0x0564, /* R119 - EQ22 */
|
|
|
|
0x0559, /* R120 - EQ23 */
|
|
|
|
0x4000, /* R121 - EQ24 */
|
|
|
|
0x0000, /* R122 - Digital Pulls */
|
|
|
|
0x0F08, /* R123 - DRC Control 1 */
|
|
|
|
0x0000, /* R124 - DRC Control 2 */
|
|
|
|
0x0080, /* R125 - DRC Control 3 */
|
|
|
|
0x0000, /* R126 - DRC Control 4 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct {
|
|
|
|
int ratio;
|
|
|
|
int clk_sys_rate;
|
|
|
|
} clk_sys_rates[] = {
|
|
|
|
{ 64, 0 },
|
|
|
|
{ 128, 1 },
|
|
|
|
{ 192, 2 },
|
|
|
|
{ 256, 3 },
|
|
|
|
{ 384, 4 },
|
|
|
|
{ 512, 5 },
|
|
|
|
{ 768, 6 },
|
|
|
|
{ 1024, 7 },
|
|
|
|
{ 1408, 8 },
|
|
|
|
{ 1536, 9 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct {
|
|
|
|
int rate;
|
|
|
|
int sample_rate;
|
|
|
|
} sample_rates[] = {
|
|
|
|
{ 8000, 0 },
|
|
|
|
{ 11025, 1 },
|
|
|
|
{ 12000, 1 },
|
|
|
|
{ 16000, 2 },
|
|
|
|
{ 22050, 3 },
|
|
|
|
{ 24000, 3 },
|
|
|
|
{ 32000, 4 },
|
|
|
|
{ 44100, 5 },
|
|
|
|
{ 48000, 5 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct {
|
|
|
|
int div; /* *10 due to .5s */
|
|
|
|
int bclk_div;
|
|
|
|
} bclk_divs[] = {
|
|
|
|
{ 10, 0 },
|
|
|
|
{ 15, 1 },
|
|
|
|
{ 20, 2 },
|
|
|
|
{ 30, 3 },
|
|
|
|
{ 40, 4 },
|
|
|
|
{ 55, 5 },
|
|
|
|
{ 60, 6 },
|
|
|
|
{ 80, 7 },
|
|
|
|
{ 110, 8 },
|
|
|
|
{ 120, 9 },
|
|
|
|
{ 160, 10 },
|
|
|
|
{ 220, 11 },
|
|
|
|
{ 240, 12 },
|
|
|
|
{ 320, 13 },
|
|
|
|
{ 440, 14 },
|
|
|
|
{ 480, 15 },
|
|
|
|
};
|
|
|
|
|
|
|
|
struct wm8993_priv {
|
2010-01-20 18:39:45 +01:00
|
|
|
struct wm_hubs_data hubs_data;
|
2010-02-03 12:51:42 +01:00
|
|
|
struct regulator_bulk_data supplies[WM8993_NUM_SUPPLIES];
|
2009-06-05 17:32:59 +02:00
|
|
|
struct wm8993_platform_data pdata;
|
2010-03-17 21:15:21 +01:00
|
|
|
enum snd_soc_control_type control_type;
|
2009-06-05 17:32:59 +02:00
|
|
|
int master;
|
|
|
|
int sysclk_source;
|
2009-08-17 19:52:47 +02:00
|
|
|
int tdm_slots;
|
|
|
|
int tdm_width;
|
2009-06-05 17:32:59 +02:00
|
|
|
unsigned int mclk_rate;
|
|
|
|
unsigned int sysclk_rate;
|
|
|
|
unsigned int fs;
|
|
|
|
unsigned int bclk;
|
|
|
|
int class_w_users;
|
|
|
|
unsigned int fll_fref;
|
|
|
|
unsigned int fll_fout;
|
2010-01-02 14:15:56 +01:00
|
|
|
int fll_src;
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
2011-01-13 13:20:37 +01:00
|
|
|
static int wm8993_volatile(struct snd_soc_codec *codec, unsigned int reg)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
|
|
|
switch (reg) {
|
|
|
|
case WM8993_SOFTWARE_RESET:
|
|
|
|
case WM8993_DC_SERVO_0:
|
|
|
|
case WM8993_DC_SERVO_READBACK_0:
|
|
|
|
case WM8993_DC_SERVO_READBACK_1:
|
|
|
|
case WM8993_DC_SERVO_READBACK_2:
|
|
|
|
return 1;
|
|
|
|
default:
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
struct _fll_div {
|
|
|
|
u16 fll_fratio;
|
|
|
|
u16 fll_outdiv;
|
|
|
|
u16 fll_clk_ref_div;
|
|
|
|
u16 n;
|
|
|
|
u16 k;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* The size in bits of the FLL divide multiplied by 10
|
|
|
|
* to allow rounding later */
|
|
|
|
#define FIXED_FLL_SIZE ((1 << 16) * 10)
|
|
|
|
|
|
|
|
static struct {
|
|
|
|
unsigned int min;
|
|
|
|
unsigned int max;
|
|
|
|
u16 fll_fratio;
|
|
|
|
int ratio;
|
|
|
|
} fll_fratios[] = {
|
|
|
|
{ 0, 64000, 4, 16 },
|
|
|
|
{ 64000, 128000, 3, 8 },
|
|
|
|
{ 128000, 256000, 2, 4 },
|
|
|
|
{ 256000, 1000000, 1, 2 },
|
|
|
|
{ 1000000, 13500000, 0, 1 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
|
|
|
|
unsigned int Fout)
|
|
|
|
{
|
|
|
|
u64 Kpart;
|
|
|
|
unsigned int K, Ndiv, Nmod, target;
|
|
|
|
unsigned int div;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Fref must be <=13.5MHz */
|
|
|
|
div = 1;
|
2009-07-17 23:13:01 +02:00
|
|
|
fll_div->fll_clk_ref_div = 0;
|
2009-06-05 17:32:59 +02:00
|
|
|
while ((Fref / div) > 13500000) {
|
|
|
|
div *= 2;
|
2009-07-17 23:13:01 +02:00
|
|
|
fll_div->fll_clk_ref_div++;
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
if (div > 8) {
|
|
|
|
pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
|
|
|
|
Fref);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
pr_debug("Fref=%u Fout=%u\n", Fref, Fout);
|
|
|
|
|
|
|
|
/* Apply the division for our remaining calculations */
|
|
|
|
Fref /= div;
|
|
|
|
|
|
|
|
/* Fvco should be 90-100MHz; don't check the upper bound */
|
|
|
|
div = 0;
|
|
|
|
target = Fout * 2;
|
|
|
|
while (target < 90000000) {
|
|
|
|
div++;
|
|
|
|
target *= 2;
|
|
|
|
if (div > 7) {
|
|
|
|
pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
|
|
|
|
Fout);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
fll_div->fll_outdiv = div;
|
|
|
|
|
|
|
|
pr_debug("Fvco=%dHz\n", target);
|
|
|
|
|
2011-03-31 03:57:33 +02:00
|
|
|
/* Find an appropriate FLL_FRATIO and factor it out of the target */
|
2009-06-05 17:32:59 +02:00
|
|
|
for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
|
|
|
|
if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
|
|
|
|
fll_div->fll_fratio = fll_fratios[i].fll_fratio;
|
|
|
|
target /= fll_fratios[i].ratio;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (i == ARRAY_SIZE(fll_fratios)) {
|
|
|
|
pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Now, calculate N.K */
|
|
|
|
Ndiv = target / Fref;
|
|
|
|
|
|
|
|
fll_div->n = Ndiv;
|
|
|
|
Nmod = target % Fref;
|
|
|
|
pr_debug("Nmod=%d\n", Nmod);
|
|
|
|
|
|
|
|
/* Calculate fractional part - scale up so we can round. */
|
|
|
|
Kpart = FIXED_FLL_SIZE * (long long)Nmod;
|
|
|
|
|
|
|
|
do_div(Kpart, Fref);
|
|
|
|
|
|
|
|
K = Kpart & 0xFFFFFFFF;
|
|
|
|
|
|
|
|
if ((K % 10) >= 5)
|
|
|
|
K += 5;
|
|
|
|
|
|
|
|
/* Move down to proper range now rounding is done */
|
|
|
|
fll_div->k = K / 10;
|
|
|
|
|
|
|
|
pr_debug("N=%x K=%x FLL_FRATIO=%x FLL_OUTDIV=%x FLL_CLK_REF_DIV=%x\n",
|
|
|
|
fll_div->n, fll_div->k,
|
|
|
|
fll_div->fll_fratio, fll_div->fll_outdiv,
|
|
|
|
fll_div->fll_clk_ref_div);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static int _wm8993_set_fll(struct snd_soc_codec *codec, int fll_id, int source,
|
2009-06-05 17:32:59 +02:00
|
|
|
unsigned int Fref, unsigned int Fout)
|
|
|
|
{
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
u16 reg1, reg4, reg5;
|
|
|
|
struct _fll_div fll_div;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Any change? */
|
|
|
|
if (Fref == wm8993->fll_fref && Fout == wm8993->fll_fout)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
/* Disable the FLL */
|
|
|
|
if (Fout == 0) {
|
|
|
|
dev_dbg(codec->dev, "FLL disabled\n");
|
|
|
|
wm8993->fll_fref = 0;
|
|
|
|
wm8993->fll_fout = 0;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg1 = snd_soc_read(codec, WM8993_FLL_CONTROL_1);
|
2009-06-05 17:32:59 +02:00
|
|
|
reg1 &= ~WM8993_FLL_ENA;
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_1, reg1);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = fll_factors(&fll_div, Fref, Fout);
|
|
|
|
if (ret != 0)
|
|
|
|
return ret;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg5 = snd_soc_read(codec, WM8993_FLL_CONTROL_5);
|
2009-06-05 17:32:59 +02:00
|
|
|
reg5 &= ~WM8993_FLL_CLK_SRC_MASK;
|
|
|
|
|
|
|
|
switch (fll_id) {
|
|
|
|
case WM8993_FLL_MCLK:
|
|
|
|
break;
|
|
|
|
|
|
|
|
case WM8993_FLL_LRCLK:
|
|
|
|
reg5 |= 1;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case WM8993_FLL_BCLK:
|
|
|
|
reg5 |= 2;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
dev_err(codec->dev, "Unknown FLL ID %d\n", fll_id);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Any FLL configuration change requires that the FLL be
|
|
|
|
* disabled first. */
|
2010-02-01 20:05:09 +01:00
|
|
|
reg1 = snd_soc_read(codec, WM8993_FLL_CONTROL_1);
|
2009-06-05 17:32:59 +02:00
|
|
|
reg1 &= ~WM8993_FLL_ENA;
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_1, reg1);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
/* Apply the configuration */
|
|
|
|
if (fll_div.k)
|
|
|
|
reg1 |= WM8993_FLL_FRAC_MASK;
|
|
|
|
else
|
|
|
|
reg1 &= ~WM8993_FLL_FRAC_MASK;
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_1, reg1);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_2,
|
|
|
|
(fll_div.fll_outdiv << WM8993_FLL_OUTDIV_SHIFT) |
|
|
|
|
(fll_div.fll_fratio << WM8993_FLL_FRATIO_SHIFT));
|
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_3, fll_div.k);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg4 = snd_soc_read(codec, WM8993_FLL_CONTROL_4);
|
2009-06-05 17:32:59 +02:00
|
|
|
reg4 &= ~WM8993_FLL_N_MASK;
|
|
|
|
reg4 |= fll_div.n << WM8993_FLL_N_SHIFT;
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_4, reg4);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
reg5 &= ~WM8993_FLL_CLK_REF_DIV_MASK;
|
|
|
|
reg5 |= fll_div.fll_clk_ref_div << WM8993_FLL_CLK_REF_DIV_SHIFT;
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_5, reg5);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
/* Enable the FLL */
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_FLL_CONTROL_1, reg1 | WM8993_FLL_ENA);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
dev_dbg(codec->dev, "FLL enabled at %dHz->%dHz\n", Fref, Fout);
|
|
|
|
|
|
|
|
wm8993->fll_fref = Fref;
|
|
|
|
wm8993->fll_fout = Fout;
|
2010-01-02 14:15:56 +01:00
|
|
|
wm8993->fll_src = source;
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static int wm8993_set_fll(struct snd_soc_dai *dai, int fll_id, int source,
|
|
|
|
unsigned int Fref, unsigned int Fout)
|
|
|
|
{
|
|
|
|
return _wm8993_set_fll(dai->codec, fll_id, source, Fref, Fout);
|
|
|
|
}
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
static int configure_clock(struct snd_soc_codec *codec)
|
|
|
|
{
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
unsigned int reg;
|
|
|
|
|
|
|
|
/* This should be done on init() for bypass paths */
|
|
|
|
switch (wm8993->sysclk_source) {
|
|
|
|
case WM8993_SYSCLK_MCLK:
|
|
|
|
dev_dbg(codec->dev, "Using %dHz MCLK\n", wm8993->mclk_rate);
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg = snd_soc_read(codec, WM8993_CLOCKING_2);
|
2009-08-17 19:51:44 +02:00
|
|
|
reg &= ~(WM8993_MCLK_DIV | WM8993_SYSCLK_SRC);
|
2009-06-05 17:32:59 +02:00
|
|
|
if (wm8993->mclk_rate > 13500000) {
|
|
|
|
reg |= WM8993_MCLK_DIV;
|
|
|
|
wm8993->sysclk_rate = wm8993->mclk_rate / 2;
|
|
|
|
} else {
|
|
|
|
reg &= ~WM8993_MCLK_DIV;
|
|
|
|
wm8993->sysclk_rate = wm8993->mclk_rate;
|
|
|
|
}
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_CLOCKING_2, reg);
|
2009-06-05 17:32:59 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case WM8993_SYSCLK_FLL:
|
|
|
|
dev_dbg(codec->dev, "Using %dHz FLL clock\n",
|
|
|
|
wm8993->fll_fout);
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg = snd_soc_read(codec, WM8993_CLOCKING_2);
|
2009-06-05 17:32:59 +02:00
|
|
|
reg |= WM8993_SYSCLK_SRC;
|
|
|
|
if (wm8993->fll_fout > 13500000) {
|
|
|
|
reg |= WM8993_MCLK_DIV;
|
|
|
|
wm8993->sysclk_rate = wm8993->fll_fout / 2;
|
|
|
|
} else {
|
|
|
|
reg &= ~WM8993_MCLK_DIV;
|
|
|
|
wm8993->sysclk_rate = wm8993->fll_fout;
|
|
|
|
}
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_CLOCKING_2, reg);
|
2009-06-05 17:32:59 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
dev_err(codec->dev, "System clock not configured\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(codec->dev, "CLK_SYS is %dHz\n", wm8993->sysclk_rate);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const DECLARE_TLV_DB_SCALE(sidetone_tlv, -3600, 300, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(drc_comp_threash, -4500, 75, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(drc_comp_amp, -2250, 75, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(drc_min_tlv, -1800, 600, 0);
|
|
|
|
static const unsigned int drc_max_tlv[] = {
|
2011-11-20 15:14:11 +01:00
|
|
|
TLV_DB_RANGE_HEAD(2),
|
2009-06-05 17:32:59 +02:00
|
|
|
0, 2, TLV_DB_SCALE_ITEM(1200, 600, 0),
|
|
|
|
3, 3, TLV_DB_SCALE_ITEM(3600, 0, 0),
|
|
|
|
};
|
|
|
|
static const DECLARE_TLV_DB_SCALE(drc_qr_tlv, 1200, 600, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(drc_startup_tlv, -1800, 300, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);
|
|
|
|
static const DECLARE_TLV_DB_SCALE(dac_boost_tlv, 0, 600, 0);
|
|
|
|
|
|
|
|
static const char *dac_deemph_text[] = {
|
|
|
|
"None",
|
|
|
|
"32kHz",
|
|
|
|
"44.1kHz",
|
|
|
|
"48kHz",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum dac_deemph =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DAC_CTRL, 4, 4, dac_deemph_text);
|
|
|
|
|
|
|
|
static const char *adc_hpf_text[] = {
|
|
|
|
"Hi-Fi",
|
|
|
|
"Voice 1",
|
|
|
|
"Voice 2",
|
|
|
|
"Voice 3",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum adc_hpf =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_ADC_CTRL, 5, 4, adc_hpf_text);
|
|
|
|
|
|
|
|
static const char *drc_path_text[] = {
|
|
|
|
"ADC",
|
|
|
|
"DAC"
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_path =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_1, 14, 2, drc_path_text);
|
|
|
|
|
|
|
|
static const char *drc_r0_text[] = {
|
|
|
|
"1",
|
|
|
|
"1/2",
|
|
|
|
"1/4",
|
|
|
|
"1/8",
|
|
|
|
"1/16",
|
|
|
|
"0",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_r0 =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_3, 8, 6, drc_r0_text);
|
|
|
|
|
|
|
|
static const char *drc_r1_text[] = {
|
|
|
|
"1",
|
|
|
|
"1/2",
|
|
|
|
"1/4",
|
|
|
|
"1/8",
|
|
|
|
"0",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_r1 =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_4, 13, 5, drc_r1_text);
|
|
|
|
|
|
|
|
static const char *drc_attack_text[] = {
|
|
|
|
"Reserved",
|
|
|
|
"181us",
|
|
|
|
"363us",
|
|
|
|
"726us",
|
|
|
|
"1.45ms",
|
|
|
|
"2.9ms",
|
|
|
|
"5.8ms",
|
|
|
|
"11.6ms",
|
|
|
|
"23.2ms",
|
|
|
|
"46.4ms",
|
|
|
|
"92.8ms",
|
|
|
|
"185.6ms",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_attack =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_2, 12, 12, drc_attack_text);
|
|
|
|
|
|
|
|
static const char *drc_decay_text[] = {
|
|
|
|
"186ms",
|
|
|
|
"372ms",
|
|
|
|
"743ms",
|
|
|
|
"1.49s",
|
|
|
|
"2.97ms",
|
|
|
|
"5.94ms",
|
|
|
|
"11.89ms",
|
|
|
|
"23.78ms",
|
|
|
|
"47.56ms",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_decay =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_2, 8, 9, drc_decay_text);
|
|
|
|
|
|
|
|
static const char *drc_ff_text[] = {
|
|
|
|
"5 samples",
|
|
|
|
"9 samples",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_ff =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_3, 7, 2, drc_ff_text);
|
|
|
|
|
|
|
|
static const char *drc_qr_rate_text[] = {
|
|
|
|
"0.725ms",
|
|
|
|
"1.45ms",
|
|
|
|
"5.8ms",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_qr_rate =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_3, 0, 3, drc_qr_rate_text);
|
|
|
|
|
|
|
|
static const char *drc_smooth_text[] = {
|
|
|
|
"Low",
|
|
|
|
"Medium",
|
|
|
|
"High",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum drc_smooth =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DRC_CONTROL_1, 4, 3, drc_smooth_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new wm8993_snd_controls[] = {
|
|
|
|
SOC_DOUBLE_TLV("Digital Sidetone Volume", WM8993_DIGITAL_SIDE_TONE,
|
|
|
|
5, 9, 12, 0, sidetone_tlv),
|
|
|
|
|
|
|
|
SOC_SINGLE("DRC Switch", WM8993_DRC_CONTROL_1, 15, 1, 0),
|
|
|
|
SOC_ENUM("DRC Path", drc_path),
|
tree-wide: fix assorted typos all over the place
That is "success", "unknown", "through", "performance", "[re|un]mapping"
, "access", "default", "reasonable", "[con]currently", "temperature"
, "channel", "[un]used", "application", "example","hierarchy", "therefore"
, "[over|under]flow", "contiguous", "threshold", "enough" and others.
Signed-off-by: André Goddard Rosa <andre.goddard@gmail.com>
Signed-off-by: Jiri Kosina <jkosina@suse.cz>
2009-11-14 16:09:05 +01:00
|
|
|
SOC_SINGLE_TLV("DRC Compressor Threshold Volume", WM8993_DRC_CONTROL_2,
|
2009-06-05 17:32:59 +02:00
|
|
|
2, 60, 1, drc_comp_threash),
|
|
|
|
SOC_SINGLE_TLV("DRC Compressor Amplitude Volume", WM8993_DRC_CONTROL_3,
|
|
|
|
11, 30, 1, drc_comp_amp),
|
|
|
|
SOC_ENUM("DRC R0", drc_r0),
|
|
|
|
SOC_ENUM("DRC R1", drc_r1),
|
|
|
|
SOC_SINGLE_TLV("DRC Minimum Volume", WM8993_DRC_CONTROL_1, 2, 3, 1,
|
|
|
|
drc_min_tlv),
|
|
|
|
SOC_SINGLE_TLV("DRC Maximum Volume", WM8993_DRC_CONTROL_1, 0, 3, 0,
|
|
|
|
drc_max_tlv),
|
|
|
|
SOC_ENUM("DRC Attack Rate", drc_attack),
|
|
|
|
SOC_ENUM("DRC Decay Rate", drc_decay),
|
|
|
|
SOC_ENUM("DRC FF Delay", drc_ff),
|
|
|
|
SOC_SINGLE("DRC Anti-clip Switch", WM8993_DRC_CONTROL_1, 9, 1, 0),
|
|
|
|
SOC_SINGLE("DRC Quick Release Switch", WM8993_DRC_CONTROL_1, 10, 1, 0),
|
|
|
|
SOC_SINGLE_TLV("DRC Quick Release Volume", WM8993_DRC_CONTROL_3, 2, 3, 0,
|
|
|
|
drc_qr_tlv),
|
|
|
|
SOC_ENUM("DRC Quick Release Rate", drc_qr_rate),
|
|
|
|
SOC_SINGLE("DRC Smoothing Switch", WM8993_DRC_CONTROL_1, 11, 1, 0),
|
|
|
|
SOC_SINGLE("DRC Smoothing Hysteresis Switch", WM8993_DRC_CONTROL_1, 8, 1, 0),
|
tree-wide: fix assorted typos all over the place
That is "success", "unknown", "through", "performance", "[re|un]mapping"
, "access", "default", "reasonable", "[con]currently", "temperature"
, "channel", "[un]used", "application", "example","hierarchy", "therefore"
, "[over|under]flow", "contiguous", "threshold", "enough" and others.
Signed-off-by: André Goddard Rosa <andre.goddard@gmail.com>
Signed-off-by: Jiri Kosina <jkosina@suse.cz>
2009-11-14 16:09:05 +01:00
|
|
|
SOC_ENUM("DRC Smoothing Hysteresis Threshold", drc_smooth),
|
2009-06-05 17:32:59 +02:00
|
|
|
SOC_SINGLE_TLV("DRC Startup Volume", WM8993_DRC_CONTROL_4, 8, 18, 0,
|
|
|
|
drc_startup_tlv),
|
|
|
|
|
|
|
|
SOC_SINGLE("EQ Switch", WM8993_EQ1, 0, 1, 0),
|
|
|
|
|
|
|
|
SOC_DOUBLE_R_TLV("Capture Volume", WM8993_LEFT_ADC_DIGITAL_VOLUME,
|
|
|
|
WM8993_RIGHT_ADC_DIGITAL_VOLUME, 1, 96, 0, digital_tlv),
|
|
|
|
SOC_SINGLE("ADC High Pass Filter Switch", WM8993_ADC_CTRL, 8, 1, 0),
|
|
|
|
SOC_ENUM("ADC High Pass Filter Mode", adc_hpf),
|
|
|
|
|
|
|
|
SOC_DOUBLE_R_TLV("Playback Volume", WM8993_LEFT_DAC_DIGITAL_VOLUME,
|
|
|
|
WM8993_RIGHT_DAC_DIGITAL_VOLUME, 1, 96, 0, digital_tlv),
|
|
|
|
SOC_SINGLE_TLV("Playback Boost Volume", WM8993_AUDIO_INTERFACE_2, 10, 3, 0,
|
|
|
|
dac_boost_tlv),
|
|
|
|
SOC_ENUM("DAC Deemphasis", dac_deemph),
|
|
|
|
|
|
|
|
SOC_SINGLE_TLV("SPKL DAC Volume", WM8993_SPKMIXL_ATTENUATION,
|
2009-07-29 22:21:49 +02:00
|
|
|
2, 1, 1, wm_hubs_spkmix_tlv),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2009-07-29 22:21:49 +02:00
|
|
|
SOC_SINGLE_TLV("SPKR DAC Volume", WM8993_SPKMIXR_ATTENUATION,
|
|
|
|
2, 1, 1, wm_hubs_spkmix_tlv),
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new wm8993_eq_controls[] = {
|
|
|
|
SOC_SINGLE_TLV("EQ1 Volume", WM8993_EQ2, 0, 24, 0, eq_tlv),
|
|
|
|
SOC_SINGLE_TLV("EQ2 Volume", WM8993_EQ3, 0, 24, 0, eq_tlv),
|
|
|
|
SOC_SINGLE_TLV("EQ3 Volume", WM8993_EQ4, 0, 24, 0, eq_tlv),
|
|
|
|
SOC_SINGLE_TLV("EQ4 Volume", WM8993_EQ5, 0, 24, 0, eq_tlv),
|
|
|
|
SOC_SINGLE_TLV("EQ5 Volume", WM8993_EQ6, 0, 24, 0, eq_tlv),
|
|
|
|
};
|
|
|
|
|
|
|
|
static int clk_sys_event(struct snd_soc_dapm_widget *w,
|
|
|
|
struct snd_kcontrol *kcontrol, int event)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = w->codec;
|
|
|
|
|
|
|
|
switch (event) {
|
|
|
|
case SND_SOC_DAPM_PRE_PMU:
|
|
|
|
return configure_clock(codec);
|
|
|
|
|
|
|
|
case SND_SOC_DAPM_POST_PMD:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When used with DAC outputs only the WM8993 charge pump supports
|
|
|
|
* operation in class W mode, providing very low power consumption
|
|
|
|
* when used with digital sources. Enable and disable this mode
|
|
|
|
* automatically depending on the mixer configuration.
|
|
|
|
*
|
|
|
|
* Currently the only supported paths are the direct DAC->headphone
|
|
|
|
* paths (which provide minimum power consumption anyway).
|
|
|
|
*/
|
2009-07-29 22:21:49 +02:00
|
|
|
static int class_w_put(struct snd_kcontrol *kcontrol,
|
|
|
|
struct snd_ctl_elem_value *ucontrol)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
2011-05-13 18:16:52 +02:00
|
|
|
struct snd_soc_dapm_widget_list *wlist = snd_kcontrol_chip(kcontrol);
|
|
|
|
struct snd_soc_dapm_widget *widget = wlist->widgets[0];
|
2009-06-05 17:32:59 +02:00
|
|
|
struct snd_soc_codec *codec = widget->codec;
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Turn it off if we're using the main output mixer */
|
|
|
|
if (ucontrol->value.integer.value[0] == 0) {
|
|
|
|
if (wm8993->class_w_users == 0) {
|
|
|
|
dev_dbg(codec->dev, "Disabling Class W\n");
|
|
|
|
snd_soc_update_bits(codec, WM8993_CLASS_W_0,
|
|
|
|
WM8993_CP_DYN_FREQ |
|
|
|
|
WM8993_CP_DYN_V,
|
|
|
|
0);
|
|
|
|
}
|
|
|
|
wm8993->class_w_users++;
|
2010-10-27 22:48:36 +02:00
|
|
|
wm8993->hubs_data.class_w = true;
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Implement the change */
|
|
|
|
ret = snd_soc_dapm_put_enum_double(kcontrol, ucontrol);
|
|
|
|
|
|
|
|
/* Enable it if we're using the direct DAC path */
|
|
|
|
if (ucontrol->value.integer.value[0] == 1) {
|
|
|
|
if (wm8993->class_w_users == 1) {
|
|
|
|
dev_dbg(codec->dev, "Enabling Class W\n");
|
|
|
|
snd_soc_update_bits(codec, WM8993_CLASS_W_0,
|
|
|
|
WM8993_CP_DYN_FREQ |
|
|
|
|
WM8993_CP_DYN_V,
|
|
|
|
WM8993_CP_DYN_FREQ |
|
|
|
|
WM8993_CP_DYN_V);
|
|
|
|
}
|
|
|
|
wm8993->class_w_users--;
|
2010-10-27 22:48:36 +02:00
|
|
|
wm8993->hubs_data.class_w = false;
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(codec->dev, "Indirect DAC use count now %d\n",
|
|
|
|
wm8993->class_w_users);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define SOC_DAPM_ENUM_W(xname, xenum) \
|
|
|
|
{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
|
|
|
|
.info = snd_soc_info_enum_double, \
|
|
|
|
.get = snd_soc_dapm_get_enum_double, \
|
2009-07-29 22:21:49 +02:00
|
|
|
.put = class_w_put, \
|
2009-06-05 17:32:59 +02:00
|
|
|
.private_value = (unsigned long)&xenum }
|
|
|
|
|
|
|
|
static const char *hp_mux_text[] = {
|
|
|
|
"Mixer",
|
|
|
|
"DAC",
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum hpl_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_OUTPUT_MIXER1, 8, 2, hp_mux_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new hpl_mux =
|
|
|
|
SOC_DAPM_ENUM_W("Left Headphone Mux", hpl_enum);
|
|
|
|
|
|
|
|
static const struct soc_enum hpr_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_OUTPUT_MIXER2, 8, 2, hp_mux_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new hpr_mux =
|
|
|
|
SOC_DAPM_ENUM_W("Right Headphone Mux", hpr_enum);
|
|
|
|
|
2009-07-29 22:21:49 +02:00
|
|
|
static const struct snd_kcontrol_new left_speaker_mixer[] = {
|
|
|
|
SOC_DAPM_SINGLE("Input Switch", WM8993_SPEAKER_MIXER, 7, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("IN1LP Switch", WM8993_SPEAKER_MIXER, 5, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("Output Switch", WM8993_SPEAKER_MIXER, 3, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("DAC Switch", WM8993_SPEAKER_MIXER, 6, 1, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
2009-07-29 22:21:49 +02:00
|
|
|
static const struct snd_kcontrol_new right_speaker_mixer[] = {
|
|
|
|
SOC_DAPM_SINGLE("Input Switch", WM8993_SPEAKER_MIXER, 6, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("IN1RP Switch", WM8993_SPEAKER_MIXER, 4, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("Output Switch", WM8993_SPEAKER_MIXER, 2, 1, 0),
|
|
|
|
SOC_DAPM_SINGLE("DAC Switch", WM8993_SPEAKER_MIXER, 0, 1, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
2009-08-18 17:01:57 +02:00
|
|
|
static const char *aif_text[] = {
|
|
|
|
"Left", "Right"
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum aifoutl_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_AUDIO_INTERFACE_1, 15, 2, aif_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new aifoutl_mux =
|
|
|
|
SOC_DAPM_ENUM("AIFOUTL Mux", aifoutl_enum);
|
|
|
|
|
|
|
|
static const struct soc_enum aifoutr_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_AUDIO_INTERFACE_1, 14, 2, aif_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new aifoutr_mux =
|
|
|
|
SOC_DAPM_ENUM("AIFOUTR Mux", aifoutr_enum);
|
|
|
|
|
|
|
|
static const struct soc_enum aifinl_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_AUDIO_INTERFACE_2, 15, 2, aif_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new aifinl_mux =
|
|
|
|
SOC_DAPM_ENUM("AIFINL Mux", aifinl_enum);
|
|
|
|
|
|
|
|
static const struct soc_enum aifinr_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_AUDIO_INTERFACE_2, 14, 2, aif_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new aifinr_mux =
|
|
|
|
SOC_DAPM_ENUM("AIFINR Mux", aifinr_enum);
|
|
|
|
|
|
|
|
static const char *sidetone_text[] = {
|
|
|
|
"None", "Left", "Right"
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct soc_enum sidetonel_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DIGITAL_SIDE_TONE, 2, 3, sidetone_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new sidetonel_mux =
|
|
|
|
SOC_DAPM_ENUM("Left Sidetone", sidetonel_enum);
|
|
|
|
|
|
|
|
static const struct soc_enum sidetoner_enum =
|
|
|
|
SOC_ENUM_SINGLE(WM8993_DIGITAL_SIDE_TONE, 0, 3, sidetone_text);
|
|
|
|
|
|
|
|
static const struct snd_kcontrol_new sidetoner_mux =
|
|
|
|
SOC_DAPM_ENUM("Right Sidetone", sidetoner_enum);
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
static const struct snd_soc_dapm_widget wm8993_dapm_widgets[] = {
|
|
|
|
SND_SOC_DAPM_SUPPLY("CLK_SYS", WM8993_BUS_CONTROL_1, 1, 0, clk_sys_event,
|
|
|
|
SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
|
|
|
|
SND_SOC_DAPM_SUPPLY("TOCLK", WM8993_CLOCKING_1, 14, 0, NULL, 0),
|
|
|
|
SND_SOC_DAPM_SUPPLY("CLK_DSP", WM8993_CLOCKING_3, 0, 0, NULL, 0),
|
2011-07-15 08:12:31 +02:00
|
|
|
SND_SOC_DAPM_SUPPLY("VMID", SND_SOC_NOPM, 0, 0, NULL, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2009-08-18 17:01:57 +02:00
|
|
|
SND_SOC_DAPM_ADC("ADCL", NULL, WM8993_POWER_MANAGEMENT_2, 1, 0),
|
|
|
|
SND_SOC_DAPM_ADC("ADCR", NULL, WM8993_POWER_MANAGEMENT_2, 0, 0),
|
|
|
|
|
|
|
|
SND_SOC_DAPM_MUX("AIFOUTL Mux", SND_SOC_NOPM, 0, 0, &aifoutl_mux),
|
|
|
|
SND_SOC_DAPM_MUX("AIFOUTR Mux", SND_SOC_NOPM, 0, 0, &aifoutr_mux),
|
|
|
|
|
|
|
|
SND_SOC_DAPM_AIF_OUT("AIFOUTL", "Capture", 0, SND_SOC_NOPM, 0, 0),
|
|
|
|
SND_SOC_DAPM_AIF_OUT("AIFOUTR", "Capture", 1, SND_SOC_NOPM, 0, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2009-08-18 17:01:57 +02:00
|
|
|
SND_SOC_DAPM_AIF_IN("AIFINL", "Playback", 0, SND_SOC_NOPM, 0, 0),
|
|
|
|
SND_SOC_DAPM_AIF_IN("AIFINR", "Playback", 1, SND_SOC_NOPM, 0, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2009-08-18 17:01:57 +02:00
|
|
|
SND_SOC_DAPM_MUX("DACL Mux", SND_SOC_NOPM, 0, 0, &aifinl_mux),
|
|
|
|
SND_SOC_DAPM_MUX("DACR Mux", SND_SOC_NOPM, 0, 0, &aifinr_mux),
|
|
|
|
|
|
|
|
SND_SOC_DAPM_MUX("DACL Sidetone", SND_SOC_NOPM, 0, 0, &sidetonel_mux),
|
|
|
|
SND_SOC_DAPM_MUX("DACR Sidetone", SND_SOC_NOPM, 0, 0, &sidetoner_mux),
|
|
|
|
|
|
|
|
SND_SOC_DAPM_DAC("DACL", NULL, WM8993_POWER_MANAGEMENT_3, 1, 0),
|
|
|
|
SND_SOC_DAPM_DAC("DACR", NULL, WM8993_POWER_MANAGEMENT_3, 0, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2009-07-29 22:21:49 +02:00
|
|
|
SND_SOC_DAPM_MUX("Left Headphone Mux", SND_SOC_NOPM, 0, 0, &hpl_mux),
|
|
|
|
SND_SOC_DAPM_MUX("Right Headphone Mux", SND_SOC_NOPM, 0, 0, &hpr_mux),
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
SND_SOC_DAPM_MIXER("SPKL", WM8993_POWER_MANAGEMENT_3, 8, 0,
|
|
|
|
left_speaker_mixer, ARRAY_SIZE(left_speaker_mixer)),
|
|
|
|
SND_SOC_DAPM_MIXER("SPKR", WM8993_POWER_MANAGEMENT_3, 9, 0,
|
|
|
|
right_speaker_mixer, ARRAY_SIZE(right_speaker_mixer)),
|
2011-06-29 09:21:09 +02:00
|
|
|
SND_SOC_DAPM_PGA("Direct Voice", SND_SOC_NOPM, 0, 0, NULL, 0),
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static const struct snd_soc_dapm_route routes[] = {
|
2011-07-15 08:12:31 +02:00
|
|
|
{ "MICBIAS1", NULL, "VMID" },
|
|
|
|
{ "MICBIAS2", NULL, "VMID" },
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
{ "ADCL", NULL, "CLK_SYS" },
|
|
|
|
{ "ADCL", NULL, "CLK_DSP" },
|
|
|
|
{ "ADCR", NULL, "CLK_SYS" },
|
|
|
|
{ "ADCR", NULL, "CLK_DSP" },
|
|
|
|
|
2009-08-18 17:01:57 +02:00
|
|
|
{ "AIFOUTL Mux", "Left", "ADCL" },
|
|
|
|
{ "AIFOUTL Mux", "Right", "ADCR" },
|
|
|
|
{ "AIFOUTR Mux", "Left", "ADCL" },
|
|
|
|
{ "AIFOUTR Mux", "Right", "ADCR" },
|
|
|
|
|
|
|
|
{ "AIFOUTL", NULL, "AIFOUTL Mux" },
|
|
|
|
{ "AIFOUTR", NULL, "AIFOUTR Mux" },
|
|
|
|
|
|
|
|
{ "DACL Mux", "Left", "AIFINL" },
|
|
|
|
{ "DACL Mux", "Right", "AIFINR" },
|
|
|
|
{ "DACR Mux", "Left", "AIFINL" },
|
|
|
|
{ "DACR Mux", "Right", "AIFINR" },
|
|
|
|
|
|
|
|
{ "DACL Sidetone", "Left", "ADCL" },
|
|
|
|
{ "DACL Sidetone", "Right", "ADCR" },
|
|
|
|
{ "DACR Sidetone", "Left", "ADCL" },
|
|
|
|
{ "DACR Sidetone", "Right", "ADCR" },
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
{ "DACL", NULL, "CLK_SYS" },
|
|
|
|
{ "DACL", NULL, "CLK_DSP" },
|
2009-08-18 17:01:57 +02:00
|
|
|
{ "DACL", NULL, "DACL Mux" },
|
|
|
|
{ "DACL", NULL, "DACL Sidetone" },
|
2009-06-05 17:32:59 +02:00
|
|
|
{ "DACR", NULL, "CLK_SYS" },
|
|
|
|
{ "DACR", NULL, "CLK_DSP" },
|
2009-08-18 17:01:57 +02:00
|
|
|
{ "DACR", NULL, "DACR Mux" },
|
|
|
|
{ "DACR", NULL, "DACR Sidetone" },
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
{ "Left Output Mixer", "DAC Switch", "DACL" },
|
|
|
|
|
|
|
|
{ "Right Output Mixer", "DAC Switch", "DACR" },
|
|
|
|
|
|
|
|
{ "Left Output PGA", NULL, "CLK_SYS" },
|
|
|
|
|
|
|
|
{ "Right Output PGA", NULL, "CLK_SYS" },
|
|
|
|
|
|
|
|
{ "SPKL", "DAC Switch", "DACL" },
|
|
|
|
{ "SPKL", NULL, "CLK_SYS" },
|
|
|
|
|
|
|
|
{ "SPKR", "DAC Switch", "DACR" },
|
|
|
|
{ "SPKR", NULL, "CLK_SYS" },
|
|
|
|
|
|
|
|
{ "Left Headphone Mux", "DAC", "DACL" },
|
|
|
|
{ "Right Headphone Mux", "DAC", "DACR" },
|
|
|
|
};
|
|
|
|
|
2010-02-03 18:55:55 +01:00
|
|
|
static void wm8993_cache_restore(struct snd_soc_codec *codec)
|
|
|
|
{
|
|
|
|
u16 *cache = codec->reg_cache;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
if (!codec->cache_sync)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Reenable hardware writes */
|
|
|
|
codec->cache_only = 0;
|
|
|
|
|
|
|
|
/* Restore the register settings */
|
|
|
|
for (i = 1; i < WM8993_MAX_REGISTER; i++) {
|
|
|
|
if (cache[i] == wm8993_reg_defaults[i])
|
|
|
|
continue;
|
|
|
|
snd_soc_write(codec, i, cache[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* We're in sync again */
|
|
|
|
codec->cache_sync = 0;
|
|
|
|
}
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
static int wm8993_set_bias_level(struct snd_soc_codec *codec,
|
|
|
|
enum snd_soc_bias_level level)
|
|
|
|
{
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2010-02-03 18:55:55 +01:00
|
|
|
int ret;
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
switch (level) {
|
|
|
|
case SND_SOC_BIAS_ON:
|
|
|
|
case SND_SOC_BIAS_PREPARE:
|
|
|
|
/* VMID=2*40k */
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_1,
|
|
|
|
WM8993_VMID_SEL_MASK, 0x2);
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_2,
|
|
|
|
WM8993_TSHUT_ENA, WM8993_TSHUT_ENA);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SND_SOC_BIAS_STANDBY:
|
2010-11-05 14:53:46 +01:00
|
|
|
if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
|
2010-02-03 18:55:55 +01:00
|
|
|
ret = regulator_bulk_enable(ARRAY_SIZE(wm8993->supplies),
|
|
|
|
wm8993->supplies);
|
|
|
|
if (ret != 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
wm8993_cache_restore(codec);
|
|
|
|
|
2010-01-20 18:39:45 +01:00
|
|
|
/* Tune DC servo configuration */
|
|
|
|
snd_soc_write(codec, 0x44, 3);
|
|
|
|
snd_soc_write(codec, 0x56, 3);
|
|
|
|
snd_soc_write(codec, 0x44, 0);
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
/* Bring up VMID with fast soft start */
|
|
|
|
snd_soc_update_bits(codec, WM8993_ANTIPOP2,
|
|
|
|
WM8993_STARTUP_BIAS_ENA |
|
|
|
|
WM8993_VMID_BUF_ENA |
|
|
|
|
WM8993_VMID_RAMP_MASK |
|
|
|
|
WM8993_BIAS_SRC,
|
|
|
|
WM8993_STARTUP_BIAS_ENA |
|
|
|
|
WM8993_VMID_BUF_ENA |
|
|
|
|
WM8993_VMID_RAMP_MASK |
|
|
|
|
WM8993_BIAS_SRC);
|
|
|
|
|
|
|
|
/* If either line output is single ended we
|
|
|
|
* need the VMID buffer */
|
|
|
|
if (!wm8993->pdata.lineout1_diff ||
|
|
|
|
!wm8993->pdata.lineout2_diff)
|
|
|
|
snd_soc_update_bits(codec, WM8993_ANTIPOP1,
|
|
|
|
WM8993_LINEOUT_VMID_BUF_ENA,
|
|
|
|
WM8993_LINEOUT_VMID_BUF_ENA);
|
|
|
|
|
|
|
|
/* VMID=2*40k */
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_1,
|
|
|
|
WM8993_VMID_SEL_MASK |
|
|
|
|
WM8993_BIAS_ENA,
|
|
|
|
WM8993_BIAS_ENA | 0x2);
|
|
|
|
msleep(32);
|
|
|
|
|
|
|
|
/* Switch to normal bias */
|
|
|
|
snd_soc_update_bits(codec, WM8993_ANTIPOP2,
|
|
|
|
WM8993_BIAS_SRC |
|
|
|
|
WM8993_STARTUP_BIAS_ENA, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* VMID=2*240k */
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_1,
|
|
|
|
WM8993_VMID_SEL_MASK, 0x4);
|
|
|
|
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_2,
|
|
|
|
WM8993_TSHUT_ENA, 0);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SND_SOC_BIAS_OFF:
|
|
|
|
snd_soc_update_bits(codec, WM8993_ANTIPOP1,
|
|
|
|
WM8993_LINEOUT_VMID_BUF_ENA, 0);
|
|
|
|
|
|
|
|
snd_soc_update_bits(codec, WM8993_POWER_MANAGEMENT_1,
|
|
|
|
WM8993_VMID_SEL_MASK | WM8993_BIAS_ENA,
|
|
|
|
0);
|
2010-02-03 18:55:55 +01:00
|
|
|
|
2010-12-14 12:25:18 +01:00
|
|
|
snd_soc_update_bits(codec, WM8993_ANTIPOP2,
|
|
|
|
WM8993_STARTUP_BIAS_ENA |
|
|
|
|
WM8993_VMID_BUF_ENA |
|
|
|
|
WM8993_VMID_RAMP_MASK |
|
|
|
|
WM8993_BIAS_SRC, 0);
|
|
|
|
|
2010-02-03 18:55:55 +01:00
|
|
|
#ifdef CONFIG_REGULATOR
|
|
|
|
/* Post 2.6.34 we will be able to get a callback when
|
|
|
|
* the regulators are disabled which we can use but
|
|
|
|
* for now just assume that the power will be cut if
|
|
|
|
* the regulator API is in use.
|
|
|
|
*/
|
|
|
|
codec->cache_sync = 1;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(wm8993->supplies),
|
|
|
|
wm8993->supplies);
|
2009-06-05 17:32:59 +02:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
2010-11-05 14:53:46 +01:00
|
|
|
codec->dapm.bias_level = level;
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int wm8993_set_sysclk(struct snd_soc_dai *codec_dai,
|
|
|
|
int clk_id, unsigned int freq, int dir)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = codec_dai->codec;
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
switch (clk_id) {
|
|
|
|
case WM8993_SYSCLK_MCLK:
|
|
|
|
wm8993->mclk_rate = freq;
|
|
|
|
case WM8993_SYSCLK_FLL:
|
|
|
|
wm8993->sysclk_source = clk_id;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int wm8993_set_dai_fmt(struct snd_soc_dai *dai,
|
|
|
|
unsigned int fmt)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = dai->codec;
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2010-02-01 20:05:09 +01:00
|
|
|
unsigned int aif1 = snd_soc_read(codec, WM8993_AUDIO_INTERFACE_1);
|
|
|
|
unsigned int aif4 = snd_soc_read(codec, WM8993_AUDIO_INTERFACE_4);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
aif1 &= ~(WM8993_BCLK_DIR | WM8993_AIF_BCLK_INV |
|
|
|
|
WM8993_AIF_LRCLK_INV | WM8993_AIF_FMT_MASK);
|
|
|
|
aif4 &= ~WM8993_LRCLK_DIR;
|
|
|
|
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_CBS_CFS:
|
|
|
|
wm8993->master = 0;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_CBS_CFM:
|
|
|
|
aif4 |= WM8993_LRCLK_DIR;
|
|
|
|
wm8993->master = 1;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_CBM_CFS:
|
|
|
|
aif1 |= WM8993_BCLK_DIR;
|
|
|
|
wm8993->master = 1;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_CBM_CFM:
|
|
|
|
aif1 |= WM8993_BCLK_DIR;
|
|
|
|
aif4 |= WM8993_LRCLK_DIR;
|
|
|
|
wm8993->master = 1;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_DSP_B:
|
|
|
|
aif1 |= WM8993_AIF_LRCLK_INV;
|
|
|
|
case SND_SOC_DAIFMT_DSP_A:
|
|
|
|
aif1 |= 0x18;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_I2S:
|
|
|
|
aif1 |= 0x10;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_RIGHT_J:
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_LEFT_J:
|
|
|
|
aif1 |= 0x8;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_DSP_A:
|
|
|
|
case SND_SOC_DAIFMT_DSP_B:
|
|
|
|
/* frame inversion not valid for DSP modes */
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_NB_NF:
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_IB_NF:
|
|
|
|
aif1 |= WM8993_AIF_BCLK_INV;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case SND_SOC_DAIFMT_I2S:
|
|
|
|
case SND_SOC_DAIFMT_RIGHT_J:
|
|
|
|
case SND_SOC_DAIFMT_LEFT_J:
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
|
|
|
|
case SND_SOC_DAIFMT_NB_NF:
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_IB_IF:
|
|
|
|
aif1 |= WM8993_AIF_BCLK_INV | WM8993_AIF_LRCLK_INV;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_IB_NF:
|
|
|
|
aif1 |= WM8993_AIF_BCLK_INV;
|
|
|
|
break;
|
|
|
|
case SND_SOC_DAIFMT_NB_IF:
|
|
|
|
aif1 |= WM8993_AIF_LRCLK_INV;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_AUDIO_INTERFACE_1, aif1);
|
|
|
|
snd_soc_write(codec, WM8993_AUDIO_INTERFACE_4, aif4);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int wm8993_hw_params(struct snd_pcm_substream *substream,
|
|
|
|
struct snd_pcm_hw_params *params,
|
|
|
|
struct snd_soc_dai *dai)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = dai->codec;
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
int ret, i, best, best_val, cur_val;
|
|
|
|
unsigned int clocking1, clocking3, aif1, aif4;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
clocking1 = snd_soc_read(codec, WM8993_CLOCKING_1);
|
2009-06-05 17:32:59 +02:00
|
|
|
clocking1 &= ~WM8993_BCLK_DIV_MASK;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
clocking3 = snd_soc_read(codec, WM8993_CLOCKING_3);
|
2009-06-05 17:32:59 +02:00
|
|
|
clocking3 &= ~(WM8993_CLK_SYS_RATE_MASK | WM8993_SAMPLE_RATE_MASK);
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
aif1 = snd_soc_read(codec, WM8993_AUDIO_INTERFACE_1);
|
2009-06-05 17:32:59 +02:00
|
|
|
aif1 &= ~WM8993_AIF_WL_MASK;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
aif4 = snd_soc_read(codec, WM8993_AUDIO_INTERFACE_4);
|
2009-06-05 17:32:59 +02:00
|
|
|
aif4 &= ~WM8993_LRCLK_RATE_MASK;
|
|
|
|
|
|
|
|
/* What BCLK do we need? */
|
|
|
|
wm8993->fs = params_rate(params);
|
|
|
|
wm8993->bclk = 2 * wm8993->fs;
|
2009-08-17 19:52:47 +02:00
|
|
|
if (wm8993->tdm_slots) {
|
|
|
|
dev_dbg(codec->dev, "Configuring for %d %d bit TDM slots\n",
|
|
|
|
wm8993->tdm_slots, wm8993->tdm_width);
|
|
|
|
wm8993->bclk *= wm8993->tdm_width * wm8993->tdm_slots;
|
|
|
|
} else {
|
|
|
|
switch (params_format(params)) {
|
|
|
|
case SNDRV_PCM_FORMAT_S16_LE:
|
|
|
|
wm8993->bclk *= 16;
|
|
|
|
break;
|
|
|
|
case SNDRV_PCM_FORMAT_S20_3LE:
|
|
|
|
wm8993->bclk *= 20;
|
|
|
|
aif1 |= 0x8;
|
|
|
|
break;
|
|
|
|
case SNDRV_PCM_FORMAT_S24_LE:
|
|
|
|
wm8993->bclk *= 24;
|
|
|
|
aif1 |= 0x10;
|
|
|
|
break;
|
|
|
|
case SNDRV_PCM_FORMAT_S32_LE:
|
|
|
|
wm8993->bclk *= 32;
|
|
|
|
aif1 |= 0x18;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
dev_dbg(codec->dev, "Target BCLK is %dHz\n", wm8993->bclk);
|
|
|
|
|
|
|
|
ret = configure_clock(codec);
|
|
|
|
if (ret != 0)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/* Select nearest CLK_SYS_RATE */
|
|
|
|
best = 0;
|
|
|
|
best_val = abs((wm8993->sysclk_rate / clk_sys_rates[0].ratio)
|
|
|
|
- wm8993->fs);
|
|
|
|
for (i = 1; i < ARRAY_SIZE(clk_sys_rates); i++) {
|
|
|
|
cur_val = abs((wm8993->sysclk_rate /
|
2010-11-15 18:09:17 +01:00
|
|
|
clk_sys_rates[i].ratio) - wm8993->fs);
|
2009-06-05 17:32:59 +02:00
|
|
|
if (cur_val < best_val) {
|
|
|
|
best = i;
|
|
|
|
best_val = cur_val;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
dev_dbg(codec->dev, "Selected CLK_SYS_RATIO of %d\n",
|
|
|
|
clk_sys_rates[best].ratio);
|
|
|
|
clocking3 |= (clk_sys_rates[best].clk_sys_rate
|
|
|
|
<< WM8993_CLK_SYS_RATE_SHIFT);
|
|
|
|
|
|
|
|
/* SAMPLE_RATE */
|
|
|
|
best = 0;
|
|
|
|
best_val = abs(wm8993->fs - sample_rates[0].rate);
|
|
|
|
for (i = 1; i < ARRAY_SIZE(sample_rates); i++) {
|
|
|
|
/* Closest match */
|
|
|
|
cur_val = abs(wm8993->fs - sample_rates[i].rate);
|
|
|
|
if (cur_val < best_val) {
|
|
|
|
best = i;
|
|
|
|
best_val = cur_val;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
dev_dbg(codec->dev, "Selected SAMPLE_RATE of %dHz\n",
|
|
|
|
sample_rates[best].rate);
|
2009-07-15 11:01:30 +02:00
|
|
|
clocking3 |= (sample_rates[best].sample_rate
|
|
|
|
<< WM8993_SAMPLE_RATE_SHIFT);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
/* BCLK_DIV */
|
|
|
|
best = 0;
|
|
|
|
best_val = INT_MAX;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(bclk_divs); i++) {
|
|
|
|
cur_val = ((wm8993->sysclk_rate * 10) / bclk_divs[i].div)
|
|
|
|
- wm8993->bclk;
|
|
|
|
if (cur_val < 0) /* Table is sorted */
|
|
|
|
break;
|
|
|
|
if (cur_val < best_val) {
|
|
|
|
best = i;
|
|
|
|
best_val = cur_val;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
wm8993->bclk = (wm8993->sysclk_rate * 10) / bclk_divs[best].div;
|
|
|
|
dev_dbg(codec->dev, "Selected BCLK_DIV of %d for %dHz BCLK\n",
|
|
|
|
bclk_divs[best].div, wm8993->bclk);
|
|
|
|
clocking1 |= bclk_divs[best].bclk_div << WM8993_BCLK_DIV_SHIFT;
|
|
|
|
|
|
|
|
/* LRCLK is a simple fraction of BCLK */
|
|
|
|
dev_dbg(codec->dev, "LRCLK_RATE is %d\n", wm8993->bclk / wm8993->fs);
|
|
|
|
aif4 |= wm8993->bclk / wm8993->fs;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_CLOCKING_1, clocking1);
|
|
|
|
snd_soc_write(codec, WM8993_CLOCKING_3, clocking3);
|
|
|
|
snd_soc_write(codec, WM8993_AUDIO_INTERFACE_1, aif1);
|
|
|
|
snd_soc_write(codec, WM8993_AUDIO_INTERFACE_4, aif4);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
/* ReTune Mobile? */
|
|
|
|
if (wm8993->pdata.num_retune_configs) {
|
2010-02-01 20:05:09 +01:00
|
|
|
u16 eq1 = snd_soc_read(codec, WM8993_EQ1);
|
2009-06-05 17:32:59 +02:00
|
|
|
struct wm8993_retune_mobile_setting *s;
|
|
|
|
|
|
|
|
best = 0;
|
|
|
|
best_val = abs(wm8993->pdata.retune_configs[0].rate
|
|
|
|
- wm8993->fs);
|
|
|
|
for (i = 0; i < wm8993->pdata.num_retune_configs; i++) {
|
|
|
|
cur_val = abs(wm8993->pdata.retune_configs[i].rate
|
|
|
|
- wm8993->fs);
|
|
|
|
if (cur_val < best_val) {
|
|
|
|
best_val = cur_val;
|
|
|
|
best = i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
s = &wm8993->pdata.retune_configs[best];
|
|
|
|
|
|
|
|
dev_dbg(codec->dev, "ReTune Mobile %s tuned for %dHz\n",
|
|
|
|
s->name, s->rate);
|
|
|
|
|
|
|
|
/* Disable EQ while we reconfigure */
|
|
|
|
snd_soc_update_bits(codec, WM8993_EQ1, WM8993_EQ_ENA, 0);
|
|
|
|
|
|
|
|
for (i = 1; i < ARRAY_SIZE(s->config); i++)
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_EQ1 + i, s->config[i]);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
snd_soc_update_bits(codec, WM8993_EQ1, WM8993_EQ_ENA, eq1);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int wm8993_digital_mute(struct snd_soc_dai *codec_dai, int mute)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = codec_dai->codec;
|
|
|
|
unsigned int reg;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
reg = snd_soc_read(codec, WM8993_DAC_CTRL);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
if (mute)
|
|
|
|
reg |= WM8993_DAC_MUTE;
|
|
|
|
else
|
|
|
|
reg &= ~WM8993_DAC_MUTE;
|
|
|
|
|
2010-02-01 20:05:09 +01:00
|
|
|
snd_soc_write(codec, WM8993_DAC_CTRL, reg);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-08-17 19:52:47 +02:00
|
|
|
static int wm8993_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,
|
|
|
|
unsigned int rx_mask, int slots, int slot_width)
|
|
|
|
{
|
|
|
|
struct snd_soc_codec *codec = dai->codec;
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-08-17 19:52:47 +02:00
|
|
|
int aif1 = 0;
|
|
|
|
int aif2 = 0;
|
|
|
|
|
|
|
|
/* Don't need to validate anything if we're turning off TDM */
|
|
|
|
if (slots == 0) {
|
|
|
|
wm8993->tdm_slots = 0;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Note that we allow configurations we can't handle ourselves -
|
|
|
|
* for example, we can generate clocks for slots 2 and up even if
|
|
|
|
* we can't use those slots ourselves.
|
|
|
|
*/
|
|
|
|
aif1 |= WM8993_AIFADC_TDM;
|
|
|
|
aif2 |= WM8993_AIFDAC_TDM;
|
|
|
|
|
|
|
|
switch (rx_mask) {
|
|
|
|
case 3:
|
|
|
|
break;
|
|
|
|
case 0xc:
|
|
|
|
aif1 |= WM8993_AIFADC_TDM_CHAN;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
switch (tx_mask) {
|
|
|
|
case 3:
|
|
|
|
break;
|
|
|
|
case 0xc:
|
|
|
|
aif2 |= WM8993_AIFDAC_TDM_CHAN;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
out:
|
|
|
|
wm8993->tdm_width = slot_width;
|
|
|
|
wm8993->tdm_slots = slots / 2;
|
|
|
|
|
|
|
|
snd_soc_update_bits(codec, WM8993_AUDIO_INTERFACE_1,
|
|
|
|
WM8993_AIFADC_TDM | WM8993_AIFADC_TDM_CHAN, aif1);
|
|
|
|
snd_soc_update_bits(codec, WM8993_AUDIO_INTERFACE_2,
|
|
|
|
WM8993_AIFDAC_TDM | WM8993_AIFDAC_TDM_CHAN, aif2);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-11-23 11:40:40 +01:00
|
|
|
static const struct snd_soc_dai_ops wm8993_ops = {
|
2009-06-05 17:32:59 +02:00
|
|
|
.set_sysclk = wm8993_set_sysclk,
|
|
|
|
.set_fmt = wm8993_set_dai_fmt,
|
|
|
|
.hw_params = wm8993_hw_params,
|
|
|
|
.digital_mute = wm8993_digital_mute,
|
|
|
|
.set_pll = wm8993_set_fll,
|
2009-08-17 19:52:47 +02:00
|
|
|
.set_tdm_slot = wm8993_set_tdm_slot,
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
#define WM8993_RATES SNDRV_PCM_RATE_8000_48000
|
|
|
|
|
|
|
|
#define WM8993_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
|
|
|
|
SNDRV_PCM_FMTBIT_S20_3LE |\
|
|
|
|
SNDRV_PCM_FMTBIT_S24_LE |\
|
|
|
|
SNDRV_PCM_FMTBIT_S32_LE)
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static struct snd_soc_dai_driver wm8993_dai = {
|
|
|
|
.name = "wm8993-hifi",
|
2009-06-05 17:32:59 +02:00
|
|
|
.playback = {
|
|
|
|
.stream_name = "Playback",
|
|
|
|
.channels_min = 1,
|
|
|
|
.channels_max = 2,
|
|
|
|
.rates = WM8993_RATES,
|
|
|
|
.formats = WM8993_FORMATS,
|
|
|
|
},
|
|
|
|
.capture = {
|
|
|
|
.stream_name = "Capture",
|
|
|
|
.channels_min = 1,
|
|
|
|
.channels_max = 2,
|
|
|
|
.rates = WM8993_RATES,
|
|
|
|
.formats = WM8993_FORMATS,
|
|
|
|
},
|
|
|
|
.ops = &wm8993_ops,
|
|
|
|
.symmetric_rates = 1,
|
|
|
|
};
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static int wm8993_probe(struct snd_soc_codec *codec)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
2010-03-17 21:15:21 +01:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2010-11-05 14:53:46 +01:00
|
|
|
struct snd_soc_dapm_context *dapm = &codec->dapm;
|
2010-03-17 21:15:21 +01:00
|
|
|
int ret, i, val;
|
|
|
|
|
|
|
|
wm8993->hubs_data.hp_startup_mode = 1;
|
2011-08-01 06:10:16 +02:00
|
|
|
wm8993->hubs_data.dcs_codes_l = -2;
|
|
|
|
wm8993->hubs_data.dcs_codes_r = -2;
|
2011-06-08 00:23:52 +02:00
|
|
|
wm8993->hubs_data.series_startup = 1;
|
2010-03-17 21:15:21 +01:00
|
|
|
|
|
|
|
ret = snd_soc_codec_set_cache_io(codec, 8, 16, SND_SOC_I2C);
|
|
|
|
if (ret != 0) {
|
|
|
|
dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(wm8993->supplies); i++)
|
|
|
|
wm8993->supplies[i].supply = wm8993_supply_names[i];
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8993->supplies),
|
|
|
|
wm8993->supplies);
|
|
|
|
if (ret != 0) {
|
|
|
|
dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
|
|
|
|
return ret;
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = regulator_bulk_enable(ARRAY_SIZE(wm8993->supplies),
|
|
|
|
wm8993->supplies);
|
|
|
|
if (ret != 0) {
|
|
|
|
dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
|
|
|
|
goto err_get;
|
|
|
|
}
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
val = snd_soc_read(codec, WM8993_SOFTWARE_RESET);
|
|
|
|
if (val != wm8993_reg_defaults[WM8993_SOFTWARE_RESET]) {
|
|
|
|
dev_err(codec->dev, "Invalid ID register value %x\n", val);
|
|
|
|
ret = -EINVAL;
|
|
|
|
goto err_enable;
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = snd_soc_write(codec, WM8993_SOFTWARE_RESET, 0xffff);
|
|
|
|
if (ret != 0)
|
|
|
|
goto err_enable;
|
|
|
|
|
|
|
|
codec->cache_only = 1;
|
|
|
|
|
|
|
|
/* By default we're using the output mixers */
|
|
|
|
wm8993->class_w_users = 2;
|
|
|
|
|
|
|
|
/* Latch volume update bits and default ZC on */
|
|
|
|
snd_soc_update_bits(codec, WM8993_RIGHT_DAC_DIGITAL_VOLUME,
|
|
|
|
WM8993_DAC_VU, WM8993_DAC_VU);
|
|
|
|
snd_soc_update_bits(codec, WM8993_RIGHT_ADC_DIGITAL_VOLUME,
|
|
|
|
WM8993_ADC_VU, WM8993_ADC_VU);
|
|
|
|
|
|
|
|
/* Manualy manage the HPOUT sequencing for independent stereo
|
|
|
|
* control. */
|
|
|
|
snd_soc_update_bits(codec, WM8993_ANALOGUE_HP_0,
|
|
|
|
WM8993_HPOUT1_AUTO_PU, 0);
|
|
|
|
|
|
|
|
/* Use automatic clock configuration */
|
|
|
|
snd_soc_update_bits(codec, WM8993_CLOCKING_4, WM8993_SR_MODE, 0);
|
|
|
|
|
|
|
|
wm_hubs_handle_analogue_pdata(codec, wm8993->pdata.lineout1_diff,
|
|
|
|
wm8993->pdata.lineout2_diff,
|
|
|
|
wm8993->pdata.lineout1fb,
|
|
|
|
wm8993->pdata.lineout2fb,
|
|
|
|
wm8993->pdata.jd_scthr,
|
|
|
|
wm8993->pdata.jd_thr,
|
|
|
|
wm8993->pdata.micbias1_lvl,
|
|
|
|
wm8993->pdata.micbias2_lvl);
|
|
|
|
|
|
|
|
ret = wm8993_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
|
|
|
|
if (ret != 0)
|
|
|
|
goto err_enable;
|
|
|
|
|
2009-06-05 17:32:59 +02:00
|
|
|
snd_soc_add_controls(codec, wm8993_snd_controls,
|
|
|
|
ARRAY_SIZE(wm8993_snd_controls));
|
|
|
|
if (wm8993->pdata.num_retune_configs != 0) {
|
|
|
|
dev_dbg(codec->dev, "Using ReTune Mobile\n");
|
|
|
|
} else {
|
|
|
|
dev_dbg(codec->dev, "No ReTune Mobile, using normal EQ\n");
|
|
|
|
snd_soc_add_controls(codec, wm8993_eq_controls,
|
|
|
|
ARRAY_SIZE(wm8993_eq_controls));
|
|
|
|
}
|
|
|
|
|
2010-11-05 14:53:46 +01:00
|
|
|
snd_soc_dapm_new_controls(dapm, wm8993_dapm_widgets,
|
2009-06-05 17:32:59 +02:00
|
|
|
ARRAY_SIZE(wm8993_dapm_widgets));
|
2009-07-29 22:21:49 +02:00
|
|
|
wm_hubs_add_analogue_controls(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-11-05 14:53:46 +01:00
|
|
|
snd_soc_dapm_add_routes(dapm, routes, ARRAY_SIZE(routes));
|
2009-07-29 22:21:49 +02:00
|
|
|
wm_hubs_add_analogue_routes(codec, wm8993->pdata.lineout1_diff,
|
|
|
|
wm8993->pdata.lineout2_diff);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
return 0;
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
err_enable:
|
|
|
|
regulator_bulk_disable(ARRAY_SIZE(wm8993->supplies), wm8993->supplies);
|
|
|
|
err_get:
|
|
|
|
regulator_bulk_free(ARRAY_SIZE(wm8993->supplies), wm8993->supplies);
|
2009-06-05 17:32:59 +02:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static int wm8993_remove(struct snd_soc_codec *codec)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
2010-03-17 21:15:21 +01:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2009-06-05 17:32:59 +02:00
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
wm8993_set_bias_level(codec, SND_SOC_BIAS_OFF);
|
|
|
|
regulator_bulk_free(ARRAY_SIZE(wm8993->supplies), wm8993->supplies);
|
2009-06-05 17:32:59 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-01-02 14:15:56 +01:00
|
|
|
#ifdef CONFIG_PM
|
2010-03-17 21:15:21 +01:00
|
|
|
static int wm8993_suspend(struct snd_soc_codec *codec, pm_message_t state)
|
2010-01-02 14:15:56 +01:00
|
|
|
{
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2010-01-02 14:15:56 +01:00
|
|
|
int fll_fout = wm8993->fll_fout;
|
|
|
|
int fll_fref = wm8993->fll_fref;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* Stop the FLL in an orderly fashion */
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = _wm8993_set_fll(codec, 0, 0, 0, 0);
|
2010-01-02 14:15:56 +01:00
|
|
|
if (ret != 0) {
|
2010-03-17 21:15:21 +01:00
|
|
|
dev_err(codec->dev, "Failed to stop FLL\n");
|
2010-01-02 14:15:56 +01:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
wm8993->fll_fout = fll_fout;
|
|
|
|
wm8993->fll_fref = fll_fref;
|
|
|
|
|
|
|
|
wm8993_set_bias_level(codec, SND_SOC_BIAS_OFF);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static int wm8993_resume(struct snd_soc_codec *codec)
|
2010-01-02 14:15:56 +01:00
|
|
|
{
|
2010-04-14 08:35:19 +02:00
|
|
|
struct wm8993_priv *wm8993 = snd_soc_codec_get_drvdata(codec);
|
2010-02-03 18:55:55 +01:00
|
|
|
int ret;
|
2010-01-02 14:15:56 +01:00
|
|
|
|
|
|
|
wm8993_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
|
|
|
|
|
|
|
|
/* Restart the FLL? */
|
|
|
|
if (wm8993->fll_fout) {
|
|
|
|
int fll_fout = wm8993->fll_fout;
|
|
|
|
int fll_fref = wm8993->fll_fref;
|
|
|
|
|
|
|
|
wm8993->fll_fref = 0;
|
|
|
|
wm8993->fll_fout = 0;
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = _wm8993_set_fll(codec, 0, wm8993->fll_src,
|
2010-01-02 14:15:56 +01:00
|
|
|
fll_fref, fll_fout);
|
|
|
|
if (ret != 0)
|
|
|
|
dev_err(codec->dev, "Failed to restart FLL\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#define wm8993_suspend NULL
|
|
|
|
#define wm8993_resume NULL
|
|
|
|
#endif
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static struct snd_soc_codec_driver soc_codec_dev_wm8993 = {
|
2009-06-05 17:32:59 +02:00
|
|
|
.probe = wm8993_probe,
|
|
|
|
.remove = wm8993_remove,
|
2010-01-02 14:15:56 +01:00
|
|
|
.suspend = wm8993_suspend,
|
|
|
|
.resume = wm8993_resume,
|
2010-03-17 21:15:21 +01:00
|
|
|
.set_bias_level = wm8993_set_bias_level,
|
2010-09-10 19:14:56 +02:00
|
|
|
.reg_cache_size = ARRAY_SIZE(wm8993_reg_defaults),
|
2010-03-17 21:15:21 +01:00
|
|
|
.reg_word_size = sizeof(u16),
|
|
|
|
.reg_cache_default = wm8993_reg_defaults,
|
|
|
|
.volatile_register = wm8993_volatile,
|
2009-06-05 17:32:59 +02:00
|
|
|
};
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
|
|
|
|
static __devinit int wm8993_i2c_probe(struct i2c_client *i2c,
|
|
|
|
const struct i2c_device_id *id)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
|
|
|
struct wm8993_priv *wm8993;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
wm8993 = kzalloc(sizeof(struct wm8993_priv), GFP_KERNEL);
|
|
|
|
if (wm8993 == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
i2c_set_clientdata(i2c, wm8993);
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
ret = snd_soc_register_codec(&i2c->dev,
|
|
|
|
&soc_codec_dev_wm8993, &wm8993_dai, 1);
|
|
|
|
if (ret < 0)
|
|
|
|
kfree(wm8993);
|
2009-06-05 17:32:59 +02:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-03-17 21:15:21 +01:00
|
|
|
static __devexit int wm8993_i2c_remove(struct i2c_client *client)
|
2009-06-05 17:32:59 +02:00
|
|
|
{
|
2010-03-17 21:15:21 +01:00
|
|
|
snd_soc_unregister_codec(&client->dev);
|
|
|
|
kfree(i2c_get_clientdata(client));
|
2009-06-05 17:32:59 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct i2c_device_id wm8993_i2c_id[] = {
|
|
|
|
{ "wm8993", 0 },
|
|
|
|
{ }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(i2c, wm8993_i2c_id);
|
|
|
|
|
|
|
|
static struct i2c_driver wm8993_i2c_driver = {
|
|
|
|
.driver = {
|
2010-03-17 21:15:21 +01:00
|
|
|
.name = "wm8993-codec",
|
2009-06-05 17:32:59 +02:00
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
2010-03-17 21:15:21 +01:00
|
|
|
.probe = wm8993_i2c_probe,
|
|
|
|
.remove = __devexit_p(wm8993_i2c_remove),
|
2009-06-05 17:32:59 +02:00
|
|
|
.id_table = wm8993_i2c_id,
|
|
|
|
};
|
2010-03-17 21:15:21 +01:00
|
|
|
#endif
|
2009-06-05 17:32:59 +02:00
|
|
|
|
|
|
|
static int __init wm8993_modinit(void)
|
|
|
|
{
|
2010-03-17 21:15:21 +01:00
|
|
|
int ret = 0;
|
|
|
|
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
|
2009-06-05 17:32:59 +02:00
|
|
|
ret = i2c_add_driver(&wm8993_i2c_driver);
|
2010-03-17 21:15:21 +01:00
|
|
|
if (ret != 0) {
|
|
|
|
pr_err("WM8993: Unable to register I2C driver: %d\n",
|
|
|
|
ret);
|
|
|
|
}
|
|
|
|
#endif
|
2009-06-05 17:32:59 +02:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
module_init(wm8993_modinit);
|
|
|
|
|
|
|
|
static void __exit wm8993_exit(void)
|
|
|
|
{
|
2010-03-17 21:15:21 +01:00
|
|
|
#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
|
2009-06-05 17:32:59 +02:00
|
|
|
i2c_del_driver(&wm8993_i2c_driver);
|
2010-03-17 21:15:21 +01:00
|
|
|
#endif
|
2009-06-05 17:32:59 +02:00
|
|
|
}
|
|
|
|
module_exit(wm8993_exit);
|
|
|
|
|
|
|
|
|
|
|
|
MODULE_DESCRIPTION("ASoC WM8993 driver");
|
|
|
|
MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
|
|
|
|
MODULE_LICENSE("GPL");
|