2005-04-17 00:20:36 +02:00
|
|
|
Dynamic DMA mapping using the generic device
|
|
|
|
============================================
|
|
|
|
|
|
|
|
James E.J. Bottomley <James.Bottomley@HansenPartnership.com>
|
|
|
|
|
|
|
|
This document describes the DMA API. For a more gentle introduction
|
2014-04-30 19:20:53 +02:00
|
|
|
of the API (and actual examples), see Documentation/DMA-API-HOWTO.txt.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
This API is split into two pieces. Part I describes the basic API.
|
|
|
|
Part II describes extensions for supporting non-consistent memory
|
|
|
|
machines. Unless you know that your driver absolutely has to support
|
|
|
|
non-consistent platforms (this is usually only legacy platforms) you
|
|
|
|
should only use the API described in part I.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2010-03-11 00:23:43 +01:00
|
|
|
Part I - dma_ API
|
2005-04-17 00:20:36 +02:00
|
|
|
-------------------------------------
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
To get the dma_ API, you must #include <linux/dma-mapping.h>. This
|
|
|
|
provides dma_addr_t and the interfaces described below.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
A dma_addr_t can hold any valid DMA address for the platform. It can be
|
|
|
|
given to a device to use as a DMA source or target. A CPU cannot reference
|
|
|
|
a dma_addr_t directly because there may be translation between its physical
|
|
|
|
address space and the DMA address space.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Part Ia - Using large DMA-coherent buffers
|
2005-04-17 00:20:36 +02:00
|
|
|
------------------------------------------
|
|
|
|
|
|
|
|
void *
|
|
|
|
dma_alloc_coherent(struct device *dev, size_t size,
|
2007-07-31 09:38:17 +02:00
|
|
|
dma_addr_t *dma_handle, gfp_t flag)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
Consistent memory is memory for which a write by either the device or
|
|
|
|
the processor can immediately be read by the processor or device
|
2006-04-01 20:21:52 +02:00
|
|
|
without having to worry about caching effects. (You may however need
|
|
|
|
to make sure to flush the processor's write buffers before telling
|
|
|
|
devices to read that memory.)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
This routine allocates a region of <size> bytes of consistent memory.
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
It returns a pointer to the allocated region (in the processor's virtual
|
2005-04-17 00:20:36 +02:00
|
|
|
address space) or NULL if the allocation failed.
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
It also returns a <dma_handle> which may be cast to an unsigned integer the
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
same width as the bus and given to the device as the DMA address base of
|
2014-04-30 19:20:53 +02:00
|
|
|
the region.
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
Note: consistent memory can be expensive on some platforms, and the
|
|
|
|
minimum allocation length may be as big as a page, so you should
|
|
|
|
consolidate your requests for consistent memory as much as possible.
|
|
|
|
The simplest way to do that is to use the dma_pool calls (see below).
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
The flag parameter (dma_alloc_coherent() only) allows the caller to
|
|
|
|
specify the GFP_ flags (see kmalloc()) for the allocation (the
|
2007-07-31 09:38:17 +02:00
|
|
|
implementation may choose to ignore flags that affect the location of
|
2010-03-11 00:23:43 +01:00
|
|
|
the returned memory, like GFP_DMA).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-11-02 21:39:33 +01:00
|
|
|
void *
|
|
|
|
dma_zalloc_coherent(struct device *dev, size_t size,
|
|
|
|
dma_addr_t *dma_handle, gfp_t flag)
|
|
|
|
|
|
|
|
Wraps dma_alloc_coherent() and also zeroes the returned memory if the
|
|
|
|
allocation attempt succeeded.
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
void
|
2007-07-31 09:38:17 +02:00
|
|
|
dma_free_coherent(struct device *dev, size_t size, void *cpu_addr,
|
2005-04-17 00:20:36 +02:00
|
|
|
dma_addr_t dma_handle)
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Free a region of consistent memory you previously allocated. dev,
|
|
|
|
size and dma_handle must all be the same as those passed into
|
|
|
|
dma_alloc_coherent(). cpu_addr must be the virtual address returned by
|
|
|
|
the dma_alloc_coherent().
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-08-10 22:10:27 +02:00
|
|
|
Note that unlike their sibling allocation calls, these routines
|
|
|
|
may only be called with IRQs enabled.
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Part Ib - Using small DMA-coherent buffers
|
2005-04-17 00:20:36 +02:00
|
|
|
------------------------------------------
|
|
|
|
|
|
|
|
To get this part of the dma_ API, you must #include <linux/dmapool.h>
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Many drivers need lots of small DMA-coherent memory regions for DMA
|
2005-04-17 00:20:36 +02:00
|
|
|
descriptors or I/O buffers. Rather than allocating in units of a page
|
|
|
|
or more using dma_alloc_coherent(), you can use DMA pools. These work
|
2014-04-30 19:20:53 +02:00
|
|
|
much like a struct kmem_cache, except that they use the DMA-coherent allocator,
|
2005-04-17 00:20:36 +02:00
|
|
|
not __get_free_pages(). Also, they understand common hardware constraints
|
2007-07-31 09:38:17 +02:00
|
|
|
for alignment, like queue heads needing to be aligned on N-byte boundaries.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
|
|
|
|
struct dma_pool *
|
|
|
|
dma_pool_create(const char *name, struct device *dev,
|
|
|
|
size_t size, size_t align, size_t alloc);
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
dma_pool_create() initializes a pool of DMA-coherent buffers
|
2005-04-17 00:20:36 +02:00
|
|
|
for use with a given device. It must be called in a context which
|
|
|
|
can sleep.
|
|
|
|
|
2006-12-07 05:33:20 +01:00
|
|
|
The "name" is for diagnostics (like a struct kmem_cache name); dev and size
|
2005-04-17 00:20:36 +02:00
|
|
|
are like what you'd pass to dma_alloc_coherent(). The device's hardware
|
|
|
|
alignment requirement for this type of data is "align" (which is expressed
|
|
|
|
in bytes, and must be a power of two). If your device has no boundary
|
|
|
|
crossing restrictions, pass 0 for alloc; passing 4096 says memory allocated
|
|
|
|
from this pool must not cross 4KByte boundaries.
|
|
|
|
|
|
|
|
|
2015-09-09 00:02:27 +02:00
|
|
|
void *dma_pool_zalloc(struct dma_pool *pool, gfp_t mem_flags,
|
|
|
|
dma_addr_t *handle)
|
|
|
|
|
|
|
|
Wraps dma_pool_alloc() and also zeroes the returned memory if the
|
|
|
|
allocation attempt succeeded.
|
|
|
|
|
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
void *dma_pool_alloc(struct dma_pool *pool, gfp_t gfp_flags,
|
2005-04-17 00:20:36 +02:00
|
|
|
dma_addr_t *dma_handle);
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
This allocates memory from the pool; the returned memory will meet the
|
|
|
|
size and alignment requirements specified at creation time. Pass
|
|
|
|
GFP_ATOMIC to prevent blocking, or if it's permitted (not
|
|
|
|
in_interrupt, not holding SMP locks), pass GFP_KERNEL to allow
|
|
|
|
blocking. Like dma_alloc_coherent(), this returns two values: an
|
2014-05-21 00:56:27 +02:00
|
|
|
address usable by the CPU, and the DMA address usable by the pool's
|
2014-04-30 19:20:53 +02:00
|
|
|
device.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
|
|
|
|
void dma_pool_free(struct dma_pool *pool, void *vaddr,
|
|
|
|
dma_addr_t addr);
|
|
|
|
|
|
|
|
This puts memory back into the pool. The pool is what was passed to
|
2014-05-21 00:56:27 +02:00
|
|
|
dma_pool_alloc(); the CPU (vaddr) and DMA addresses are what
|
2005-04-17 00:20:36 +02:00
|
|
|
were returned when that routine allocated the memory being freed.
|
|
|
|
|
|
|
|
|
|
|
|
void dma_pool_destroy(struct dma_pool *pool);
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
dma_pool_destroy() frees the resources of the pool. It must be
|
2005-04-17 00:20:36 +02:00
|
|
|
called in a context which can sleep. Make sure you've freed all allocated
|
|
|
|
memory back to the pool before you destroy it.
|
|
|
|
|
|
|
|
|
|
|
|
Part Ic - DMA addressing limitations
|
|
|
|
------------------------------------
|
|
|
|
|
|
|
|
int
|
|
|
|
dma_supported(struct device *dev, u64 mask)
|
|
|
|
|
|
|
|
Checks to see if the device can support DMA to the memory described by
|
|
|
|
mask.
|
|
|
|
|
|
|
|
Returns: 1 if it can and 0 if it can't.
|
|
|
|
|
|
|
|
Notes: This routine merely tests to see if the mask is possible. It
|
|
|
|
won't change the current mask settings. It is more intended as an
|
|
|
|
internal API for use by the platform than an external API for use by
|
|
|
|
driver writers.
|
|
|
|
|
2013-06-26 14:49:44 +02:00
|
|
|
int
|
|
|
|
dma_set_mask_and_coherent(struct device *dev, u64 mask)
|
|
|
|
|
|
|
|
Checks to see if the mask is possible and updates the device
|
|
|
|
streaming and coherent DMA mask parameters if it is.
|
|
|
|
|
|
|
|
Returns: 0 if successful and a negative error if not.
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
int
|
|
|
|
dma_set_mask(struct device *dev, u64 mask)
|
|
|
|
|
|
|
|
Checks to see if the mask is possible and updates the device
|
|
|
|
parameters if it is.
|
|
|
|
|
|
|
|
Returns: 0 if successful and a negative error if not.
|
|
|
|
|
2010-03-11 00:23:39 +01:00
|
|
|
int
|
|
|
|
dma_set_coherent_mask(struct device *dev, u64 mask)
|
|
|
|
|
|
|
|
Checks to see if the mask is possible and updates the device
|
|
|
|
parameters if it is.
|
|
|
|
|
|
|
|
Returns: 0 if successful and a negative error if not.
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
u64
|
|
|
|
dma_get_required_mask(struct device *dev)
|
|
|
|
|
2008-11-24 23:47:17 +01:00
|
|
|
This API returns the mask that the platform requires to
|
|
|
|
operate efficiently. Usually this means the returned mask
|
2005-04-17 00:20:36 +02:00
|
|
|
is the minimum required to cover all of memory. Examining the
|
|
|
|
required mask gives drivers with variable descriptor sizes the
|
|
|
|
opportunity to use smaller descriptors as necessary.
|
|
|
|
|
|
|
|
Requesting the required mask does not alter the current mask. If you
|
2008-11-24 23:47:17 +01:00
|
|
|
wish to take advantage of it, you should issue a dma_set_mask()
|
|
|
|
call to set the mask to the value returned.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
|
|
|
|
Part Id - Streaming DMA mappings
|
|
|
|
--------------------------------
|
|
|
|
|
|
|
|
dma_addr_t
|
|
|
|
dma_map_single(struct device *dev, void *cpu_addr, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
|
|
|
|
Maps a piece of processor virtual memory so it can be accessed by the
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
device and returns the DMA address of the memory.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
The direction for both APIs may be converted freely by casting.
|
2005-04-17 00:20:36 +02:00
|
|
|
However the dma_ API uses a strongly typed enumerator for its
|
|
|
|
direction:
|
|
|
|
|
2010-03-11 00:23:43 +01:00
|
|
|
DMA_NONE no direction (used for debugging)
|
|
|
|
DMA_TO_DEVICE data is going from the memory to the device
|
|
|
|
DMA_FROM_DEVICE data is coming from the device to the memory
|
|
|
|
DMA_BIDIRECTIONAL direction isn't known
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Notes: Not all memory regions in a machine can be mapped by this API.
|
|
|
|
Further, contiguous kernel virtual space may not be contiguous as
|
|
|
|
physical memory. Since this API does not provide any scatter/gather
|
|
|
|
capability, it will fail if the user tries to map a non-physically
|
|
|
|
contiguous piece of memory. For this reason, memory to be mapped by
|
|
|
|
this API should be obtained from sources which guarantee it to be
|
|
|
|
physically contiguous (like kmalloc).
|
|
|
|
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
Further, the DMA address of the memory must be within the
|
2014-04-30 19:20:53 +02:00
|
|
|
dma_mask of the device (the dma_mask is a bit mask of the
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
addressable region for the device, i.e., if the DMA address of
|
|
|
|
the memory ANDed with the dma_mask is still equal to the DMA
|
2014-04-30 19:20:53 +02:00
|
|
|
address, then the device can perform DMA to the memory). To
|
2005-04-17 00:20:36 +02:00
|
|
|
ensure that the memory allocated by kmalloc is within the dma_mask,
|
2007-07-31 09:38:17 +02:00
|
|
|
the driver may specify various platform-dependent flags to restrict
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
the DMA address range of the allocation (e.g., on x86, GFP_DMA
|
|
|
|
guarantees to be within the first 16MB of available DMA addresses,
|
2005-04-17 00:20:36 +02:00
|
|
|
as required by ISA devices).
|
|
|
|
|
|
|
|
Note also that the above constraints on physical contiguity and
|
|
|
|
dma_mask may not apply if the platform has an IOMMU (a device which
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
maps an I/O DMA address to a physical memory address). However, to be
|
2014-04-30 19:20:53 +02:00
|
|
|
portable, device driver writers may *not* assume that such an IOMMU
|
|
|
|
exists.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
Warnings: Memory coherency operates at a granularity called the cache
|
|
|
|
line width. In order for memory mapped by this API to operate
|
|
|
|
correctly, the mapped region must begin exactly on a cache line
|
|
|
|
boundary and end exactly on one (to prevent two separately mapped
|
|
|
|
regions from sharing a single cache line). Since the cache line size
|
|
|
|
may not be known at compile time, the API will not enforce this
|
|
|
|
requirement. Therefore, it is recommended that driver writers who
|
|
|
|
don't take special care to determine the cache line size at run time
|
|
|
|
only map virtual regions that begin and end on page boundaries (which
|
|
|
|
are guaranteed also to be cache line boundaries).
|
|
|
|
|
|
|
|
DMA_TO_DEVICE synchronisation must be done after the last modification
|
|
|
|
of the memory region by the software and before it is handed off to
|
2007-07-31 09:38:17 +02:00
|
|
|
the driver. Once this primitive is used, memory covered by this
|
|
|
|
primitive should be treated as read-only by the device. If the device
|
2005-04-17 00:20:36 +02:00
|
|
|
may write to it at any point, it should be DMA_BIDIRECTIONAL (see
|
|
|
|
below).
|
|
|
|
|
|
|
|
DMA_FROM_DEVICE synchronisation must be done before the driver
|
|
|
|
accesses data that may be changed by the device. This memory should
|
2007-07-31 09:38:17 +02:00
|
|
|
be treated as read-only by the driver. If the driver needs to write
|
2005-04-17 00:20:36 +02:00
|
|
|
to it at any point, it should be DMA_BIDIRECTIONAL (see below).
|
|
|
|
|
|
|
|
DMA_BIDIRECTIONAL requires special handling: it means that the driver
|
|
|
|
isn't sure if the memory was modified before being handed off to the
|
|
|
|
device and also isn't sure if the device will also modify it. Thus,
|
|
|
|
you must always sync bidirectional memory twice: once before the
|
|
|
|
memory is handed off to the device (to make sure all memory changes
|
|
|
|
are flushed from the processor) and once before the data may be
|
|
|
|
accessed after being used by the device (to make sure any processor
|
2007-07-31 09:38:17 +02:00
|
|
|
cache lines are updated with data that the device may have changed).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
void
|
|
|
|
dma_unmap_single(struct device *dev, dma_addr_t dma_addr, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
|
|
|
|
Unmaps the region previously mapped. All the parameters passed in
|
|
|
|
must be identical to those passed in (and returned) by the mapping
|
|
|
|
API.
|
|
|
|
|
|
|
|
dma_addr_t
|
|
|
|
dma_map_page(struct device *dev, struct page *page,
|
|
|
|
unsigned long offset, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
void
|
|
|
|
dma_unmap_page(struct device *dev, dma_addr_t dma_address, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
|
|
|
|
API for mapping and unmapping for pages. All the notes and warnings
|
|
|
|
for the other mapping APIs apply here. Also, although the <offset>
|
|
|
|
and <size> parameters are provided to do partial page mapping, it is
|
|
|
|
recommended that you never use these unless you really know what the
|
|
|
|
cache width is.
|
|
|
|
|
|
|
|
int
|
2008-07-26 04:44:49 +02:00
|
|
|
dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
In some circumstances dma_map_single() and dma_map_page() will fail to create
|
2005-04-17 00:20:36 +02:00
|
|
|
a mapping. A driver can check for these errors by testing the returned
|
2014-04-30 19:20:53 +02:00
|
|
|
DMA address with dma_mapping_error(). A non-zero return value means the mapping
|
2007-07-31 09:38:17 +02:00
|
|
|
could not be created and the driver should take appropriate action (e.g.
|
2005-04-17 00:20:36 +02:00
|
|
|
reduce current DMA mapping usage or delay and try again later).
|
|
|
|
|
2006-04-01 20:21:52 +02:00
|
|
|
int
|
|
|
|
dma_map_sg(struct device *dev, struct scatterlist *sg,
|
|
|
|
int nents, enum dma_data_direction direction)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
Returns: the number of DMA address segments mapped (this may be shorter
|
2008-12-01 22:14:01 +01:00
|
|
|
than <nents> passed in if some elements of the scatter/gather list are
|
|
|
|
physically or virtually adjacent and an IOMMU maps them with a single
|
|
|
|
entry).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
Please note that the sg cannot be mapped again if it has been mapped once.
|
|
|
|
The mapping process is allowed to destroy information in the sg.
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
As with the other mapping interfaces, dma_map_sg() can fail. When it
|
2005-04-17 00:20:36 +02:00
|
|
|
does, 0 is returned and a driver must take appropriate action. It is
|
|
|
|
critical that the driver do something, in the case of a block driver
|
|
|
|
aborting the request or even oopsing is better than doing nothing and
|
|
|
|
corrupting the filesystem.
|
|
|
|
|
2006-04-01 20:21:52 +02:00
|
|
|
With scatterlists, you use the resulting mapping like this:
|
|
|
|
|
|
|
|
int i, count = dma_map_sg(dev, sglist, nents, direction);
|
|
|
|
struct scatterlist *sg;
|
|
|
|
|
2008-09-18 18:35:28 +02:00
|
|
|
for_each_sg(sglist, sg, count, i) {
|
2006-04-01 20:21:52 +02:00
|
|
|
hw_address[i] = sg_dma_address(sg);
|
|
|
|
hw_len[i] = sg_dma_len(sg);
|
|
|
|
}
|
|
|
|
|
|
|
|
where nents is the number of entries in the sglist.
|
|
|
|
|
|
|
|
The implementation is free to merge several consecutive sglist entries
|
|
|
|
into one (e.g. with an IOMMU, or if several pages just happen to be
|
|
|
|
physically contiguous) and returns the actual number of sg entries it
|
|
|
|
mapped them to. On failure 0, is returned.
|
|
|
|
|
|
|
|
Then you should loop count times (note: this can be less than nents times)
|
|
|
|
and use sg_dma_address() and sg_dma_len() macros where you previously
|
|
|
|
accessed sg->address and sg->length as shown above.
|
|
|
|
|
|
|
|
void
|
|
|
|
dma_unmap_sg(struct device *dev, struct scatterlist *sg,
|
|
|
|
int nhwentries, enum dma_data_direction direction)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
Unmap the previously mapped scatter/gather list. All the parameters
|
2005-04-17 00:20:36 +02:00
|
|
|
must be the same as those and passed in to the scatter/gather mapping
|
|
|
|
API.
|
|
|
|
|
|
|
|
Note: <nents> must be the number you passed in, *not* the number of
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
DMA address entries returned.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2010-03-11 00:23:17 +01:00
|
|
|
void
|
|
|
|
dma_sync_single_for_cpu(struct device *dev, dma_addr_t dma_handle, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
void
|
|
|
|
dma_sync_single_for_device(struct device *dev, dma_addr_t dma_handle, size_t size,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
void
|
|
|
|
dma_sync_sg_for_cpu(struct device *dev, struct scatterlist *sg, int nelems,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
void
|
|
|
|
dma_sync_sg_for_device(struct device *dev, struct scatterlist *sg, int nelems,
|
|
|
|
enum dma_data_direction direction)
|
|
|
|
|
2014-05-21 00:56:27 +02:00
|
|
|
Synchronise a single contiguous or scatter/gather mapping for the CPU
|
2010-03-11 00:23:17 +01:00
|
|
|
and device. With the sync_sg API, all the parameters must be the same
|
|
|
|
as those passed into the single mapping API. With the sync_single API,
|
|
|
|
you can use dma_handle and size parameters that aren't identical to
|
|
|
|
those passed into the single mapping API to do a partial sync.
|
|
|
|
|
|
|
|
Notes: You must do this:
|
|
|
|
|
|
|
|
- Before reading values that have been written by DMA from the device
|
|
|
|
(use the DMA_FROM_DEVICE direction)
|
|
|
|
- After writing values that will be written to the device using DMA
|
|
|
|
(use the DMA_TO_DEVICE) direction
|
|
|
|
- before *and* after handing memory to the device if the memory is
|
|
|
|
DMA_BIDIRECTIONAL
|
|
|
|
|
|
|
|
See also dma_map_single().
|
|
|
|
|
2008-04-29 10:00:31 +02:00
|
|
|
dma_addr_t
|
|
|
|
dma_map_single_attrs(struct device *dev, void *cpu_addr, size_t size,
|
|
|
|
enum dma_data_direction dir,
|
|
|
|
struct dma_attrs *attrs)
|
|
|
|
|
|
|
|
void
|
|
|
|
dma_unmap_single_attrs(struct device *dev, dma_addr_t dma_addr,
|
|
|
|
size_t size, enum dma_data_direction dir,
|
|
|
|
struct dma_attrs *attrs)
|
|
|
|
|
|
|
|
int
|
|
|
|
dma_map_sg_attrs(struct device *dev, struct scatterlist *sgl,
|
|
|
|
int nents, enum dma_data_direction dir,
|
|
|
|
struct dma_attrs *attrs)
|
|
|
|
|
|
|
|
void
|
|
|
|
dma_unmap_sg_attrs(struct device *dev, struct scatterlist *sgl,
|
|
|
|
int nents, enum dma_data_direction dir,
|
|
|
|
struct dma_attrs *attrs)
|
|
|
|
|
|
|
|
The four functions above are just like the counterpart functions
|
|
|
|
without the _attrs suffixes, except that they pass an optional
|
|
|
|
struct dma_attrs*.
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
struct dma_attrs encapsulates a set of "DMA attributes". For the
|
2008-04-29 10:00:31 +02:00
|
|
|
definition of struct dma_attrs see linux/dma-attrs.h.
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
The interpretation of DMA attributes is architecture-specific, and
|
2008-04-29 10:00:31 +02:00
|
|
|
each attribute should be documented in Documentation/DMA-attributes.txt.
|
|
|
|
|
|
|
|
If struct dma_attrs* is NULL, the semantics of each of these
|
|
|
|
functions is identical to those of the corresponding function
|
|
|
|
without the _attrs suffix. As a result dma_map_single_attrs()
|
|
|
|
can generally replace dma_map_single(), etc.
|
|
|
|
|
|
|
|
As an example of the use of the *_attrs functions, here's how
|
|
|
|
you could pass an attribute DMA_ATTR_FOO when mapping memory
|
|
|
|
for DMA:
|
|
|
|
|
|
|
|
#include <linux/dma-attrs.h>
|
|
|
|
/* DMA_ATTR_FOO should be defined in linux/dma-attrs.h and
|
|
|
|
* documented in Documentation/DMA-attributes.txt */
|
|
|
|
...
|
|
|
|
|
|
|
|
DEFINE_DMA_ATTRS(attrs);
|
|
|
|
dma_set_attr(DMA_ATTR_FOO, &attrs);
|
|
|
|
....
|
|
|
|
n = dma_map_sg_attrs(dev, sg, nents, DMA_TO_DEVICE, &attr);
|
|
|
|
....
|
|
|
|
|
|
|
|
Architectures that care about DMA_ATTR_FOO would check for its
|
|
|
|
presence in their implementations of the mapping and unmapping
|
|
|
|
routines, e.g.:
|
|
|
|
|
|
|
|
void whizco_dma_map_sg_attrs(struct device *dev, dma_addr_t dma_addr,
|
|
|
|
size_t size, enum dma_data_direction dir,
|
|
|
|
struct dma_attrs *attrs)
|
|
|
|
{
|
|
|
|
....
|
|
|
|
int foo = dma_get_attr(DMA_ATTR_FOO, attrs);
|
|
|
|
....
|
|
|
|
if (foo)
|
|
|
|
/* twizzle the frobnozzle */
|
|
|
|
....
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
Part II - Advanced dma_ usage
|
|
|
|
-----------------------------
|
|
|
|
|
2010-03-11 00:23:43 +01:00
|
|
|
Warning: These pieces of the DMA API should not be used in the
|
|
|
|
majority of cases, since they cater for unlikely corner cases that
|
|
|
|
don't belong in usual drivers.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
If you don't understand how cache line coherency works between a
|
|
|
|
processor and an I/O device, you should not be using this part of the
|
|
|
|
API at all.
|
|
|
|
|
|
|
|
void *
|
|
|
|
dma_alloc_noncoherent(struct device *dev, size_t size,
|
2007-07-31 09:38:17 +02:00
|
|
|
dma_addr_t *dma_handle, gfp_t flag)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
Identical to dma_alloc_coherent() except that the platform will
|
|
|
|
choose to return either consistent or non-consistent memory as it sees
|
|
|
|
fit. By using this API, you are guaranteeing to the platform that you
|
|
|
|
have all the correct and necessary sync points for this memory in the
|
|
|
|
driver should it choose to return non-consistent memory.
|
|
|
|
|
|
|
|
Note: where the platform can return consistent memory, it will
|
|
|
|
guarantee that the sync points become nops.
|
|
|
|
|
|
|
|
Warning: Handling non-consistent memory is a real pain. You should
|
2014-04-30 19:20:53 +02:00
|
|
|
only use this API if you positively know your driver will be
|
2005-04-17 00:20:36 +02:00
|
|
|
required to work on one of the rare (usually non-PCI) architectures
|
|
|
|
that simply cannot make consistent memory.
|
|
|
|
|
|
|
|
void
|
|
|
|
dma_free_noncoherent(struct device *dev, size_t size, void *cpu_addr,
|
|
|
|
dma_addr_t dma_handle)
|
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
Free memory allocated by the nonconsistent API. All parameters must
|
2005-04-17 00:20:36 +02:00
|
|
|
be identical to those passed in (and returned by
|
|
|
|
dma_alloc_noncoherent()).
|
|
|
|
|
|
|
|
int
|
|
|
|
dma_get_cache_alignment(void)
|
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
Returns the processor cache alignment. This is the absolute minimum
|
2005-04-17 00:20:36 +02:00
|
|
|
alignment *and* width that you must observe when either mapping
|
|
|
|
memory or doing partial flushes.
|
|
|
|
|
|
|
|
Notes: This API may return a number *larger* than the actual cache
|
|
|
|
line, but it will guarantee that one or more cache lines fit exactly
|
|
|
|
into the width returned by this call. It will also always be a power
|
2007-07-31 09:38:17 +02:00
|
|
|
of two for easy alignment.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
void
|
2006-12-07 05:38:56 +01:00
|
|
|
dma_cache_sync(struct device *dev, void *vaddr, size_t size,
|
2005-04-17 00:20:36 +02:00
|
|
|
enum dma_data_direction direction)
|
|
|
|
|
|
|
|
Do a partial sync of memory that was allocated by
|
|
|
|
dma_alloc_noncoherent(), starting at virtual address vaddr and
|
|
|
|
continuing on for size. Again, you *must* observe the cache line
|
|
|
|
boundaries when doing this.
|
|
|
|
|
|
|
|
int
|
2014-05-21 00:54:22 +02:00
|
|
|
dma_declare_coherent_memory(struct device *dev, phys_addr_t phys_addr,
|
2005-04-17 00:20:36 +02:00
|
|
|
dma_addr_t device_addr, size_t size, int
|
|
|
|
flags)
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
Declare region of memory to be handed out by dma_alloc_coherent() when
|
2005-04-17 00:20:36 +02:00
|
|
|
it's asked for coherent memory for this device.
|
|
|
|
|
2014-05-21 00:56:27 +02:00
|
|
|
phys_addr is the CPU physical address to which the memory is currently
|
|
|
|
assigned (this will be ioremapped so the CPU can access the region).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
PCI: Add pci_bus_addr_t
David Ahern reported that d63e2e1f3df9 ("sparc/PCI: Clip bridge windows
to fit in upstream windows") fails to boot on sparc/T5-8:
pci 0000:06:00.0: reg 0x184: can't handle BAR above 4GB (bus address 0x110204000)
The problem is that sparc64 assumed that dma_addr_t only needed to hold DMA
addresses, i.e., bus addresses returned via the DMA API (dma_map_single(),
etc.), while the PCI core assumed dma_addr_t could hold *any* bus address,
including raw BAR values. On sparc64, all DMA addresses fit in 32 bits, so
dma_addr_t is a 32-bit type. However, BAR values can be 64 bits wide, so
they don't fit in a dma_addr_t. d63e2e1f3df9 added new checking that
tripped over this mismatch.
Add pci_bus_addr_t, which is wide enough to hold any PCI bus address,
including both raw BAR values and DMA addresses. This will be 64 bits
on 64-bit platforms and on platforms with a 64-bit dma_addr_t. Then
dma_addr_t only needs to be wide enough to hold addresses from the DMA API.
[bhelgaas: changelog, bugzilla, Kconfig to ensure pci_bus_addr_t is at
least as wide as dma_addr_t, documentation]
Fixes: d63e2e1f3df9 ("sparc/PCI: Clip bridge windows to fit in upstream windows")
Fixes: 23b13bc76f35 ("PCI: Fail safely if we can't handle BARs larger than 4GB")
Link: http://lkml.kernel.org/r/CAE9FiQU1gJY1LYrxs+ma5LCTEEe4xmtjRG0aXJ9K_Tsu+m9Wuw@mail.gmail.com
Link: http://lkml.kernel.org/r/1427857069-6789-1-git-send-email-yinghai@kernel.org
Link: https://bugzilla.kernel.org/show_bug.cgi?id=96231
Reported-by: David Ahern <david.ahern@oracle.com>
Tested-by: David Ahern <david.ahern@oracle.com>
Signed-off-by: Yinghai Lu <yinghai@kernel.org>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: David S. Miller <davem@davemloft.net>
CC: stable@vger.kernel.org # v3.19+
2015-05-28 02:23:51 +02:00
|
|
|
device_addr is the DMA address the device needs to be programmed
|
2014-05-21 00:54:22 +02:00
|
|
|
with to actually address this memory (this will be handed out as the
|
2007-07-31 09:38:17 +02:00
|
|
|
dma_addr_t in dma_alloc_coherent()).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
size is the size of the area (must be multiples of PAGE_SIZE).
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
flags can be ORed together and are:
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
DMA_MEMORY_MAP - request that the memory returned from
|
2006-11-30 04:58:40 +01:00
|
|
|
dma_alloc_coherent() be directly writable.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
DMA_MEMORY_IO - request that the memory returned from
|
2014-04-30 19:20:53 +02:00
|
|
|
dma_alloc_coherent() be addressable using read()/write()/memcpy_toio() etc.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
One or both of these flags must be present.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
DMA_MEMORY_INCLUDES_CHILDREN - make the declared memory be allocated by
|
|
|
|
dma_alloc_coherent of any child devices of this one (for memory residing
|
|
|
|
on a bridge).
|
|
|
|
|
|
|
|
DMA_MEMORY_EXCLUSIVE - only allocate memory from the declared regions.
|
|
|
|
Do not allow dma_alloc_coherent() to fall back to system memory when
|
|
|
|
it's out of memory in the declared region.
|
|
|
|
|
|
|
|
The return value will be either DMA_MEMORY_MAP or DMA_MEMORY_IO and
|
|
|
|
must correspond to a passed in flag (i.e. no returning DMA_MEMORY_IO
|
|
|
|
if only DMA_MEMORY_MAP were passed in) for success or zero for
|
|
|
|
failure.
|
|
|
|
|
|
|
|
Note, for DMA_MEMORY_IO returns, all subsequent memory returned by
|
|
|
|
dma_alloc_coherent() may no longer be accessed directly, but instead
|
|
|
|
must be accessed using the correct bus functions. If your driver
|
|
|
|
isn't prepared to handle this contingency, it should not specify
|
|
|
|
DMA_MEMORY_IO in the input flags.
|
|
|
|
|
|
|
|
As a simplification for the platforms, only *one* such region of
|
|
|
|
memory may be declared per device.
|
|
|
|
|
|
|
|
For reasons of efficiency, most platforms choose to track the declared
|
|
|
|
region only at the granularity of a page. For smaller allocations,
|
|
|
|
you should use the dma_pool() API.
|
|
|
|
|
|
|
|
void
|
|
|
|
dma_release_declared_memory(struct device *dev)
|
|
|
|
|
|
|
|
Remove the memory region previously declared from the system. This
|
|
|
|
API performs *no* in-use checking for this region and will return
|
|
|
|
unconditionally having removed all the required structures. It is the
|
2007-07-31 09:38:17 +02:00
|
|
|
driver's job to ensure that no parts of this memory region are
|
2005-04-17 00:20:36 +02:00
|
|
|
currently in use.
|
|
|
|
|
|
|
|
void *
|
|
|
|
dma_mark_declared_memory_occupied(struct device *dev,
|
|
|
|
dma_addr_t device_addr, size_t size)
|
|
|
|
|
|
|
|
This is used to occupy specific regions of the declared space
|
|
|
|
(dma_alloc_coherent() will hand out the first free region it finds).
|
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
device_addr is the *device* address of the region requested.
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-07-31 09:38:17 +02:00
|
|
|
size is the size (and should be a page-sized multiple).
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
The return value will be either a pointer to the processor virtual
|
|
|
|
address of the memory, or an error (via PTR_ERR()) if any part of the
|
|
|
|
region is occupied.
|
2009-01-09 16:28:07 +01:00
|
|
|
|
|
|
|
Part III - Debug drivers use of the DMA-API
|
|
|
|
-------------------------------------------
|
|
|
|
|
2014-04-30 19:20:53 +02:00
|
|
|
The DMA-API as described above has some constraints. DMA addresses must be
|
2009-01-09 16:28:07 +01:00
|
|
|
released with the corresponding function with the same size for example. With
|
|
|
|
the advent of hardware IOMMUs it becomes more and more important that drivers
|
|
|
|
do not violate those constraints. In the worst case such a violation can
|
|
|
|
result in data corruption up to destroyed filesystems.
|
|
|
|
|
|
|
|
To debug drivers and find bugs in the usage of the DMA-API checking code can
|
|
|
|
be compiled into the kernel which will tell the developer about those
|
|
|
|
violations. If your architecture supports it you can select the "Enable
|
|
|
|
debugging of DMA-API usage" option in your kernel configuration. Enabling this
|
|
|
|
option has a performance impact. Do not enable it in production kernels.
|
|
|
|
|
|
|
|
If you boot the resulting kernel will contain code which does some bookkeeping
|
|
|
|
about what DMA memory was allocated for which device. If this code detects an
|
|
|
|
error it prints a warning message with some details into your kernel log. An
|
|
|
|
example warning message may look like this:
|
|
|
|
|
|
|
|
------------[ cut here ]------------
|
|
|
|
WARNING: at /data2/repos/linux-2.6-iommu/lib/dma-debug.c:448
|
|
|
|
check_unmap+0x203/0x490()
|
|
|
|
Hardware name:
|
|
|
|
forcedeth 0000:00:08.0: DMA-API: device driver frees DMA memory with wrong
|
|
|
|
function [device address=0x00000000640444be] [size=66 bytes] [mapped as
|
|
|
|
single] [unmapped as page]
|
|
|
|
Modules linked in: nfsd exportfs bridge stp llc r8169
|
|
|
|
Pid: 0, comm: swapper Tainted: G W 2.6.28-dmatest-09289-g8bb99c0 #1
|
|
|
|
Call Trace:
|
|
|
|
<IRQ> [<ffffffff80240b22>] warn_slowpath+0xf2/0x130
|
|
|
|
[<ffffffff80647b70>] _spin_unlock+0x10/0x30
|
|
|
|
[<ffffffff80537e75>] usb_hcd_link_urb_to_ep+0x75/0xc0
|
|
|
|
[<ffffffff80647c22>] _spin_unlock_irqrestore+0x12/0x40
|
|
|
|
[<ffffffff8055347f>] ohci_urb_enqueue+0x19f/0x7c0
|
|
|
|
[<ffffffff80252f96>] queue_work+0x56/0x60
|
|
|
|
[<ffffffff80237e10>] enqueue_task_fair+0x20/0x50
|
|
|
|
[<ffffffff80539279>] usb_hcd_submit_urb+0x379/0xbc0
|
|
|
|
[<ffffffff803b78c3>] cpumask_next_and+0x23/0x40
|
|
|
|
[<ffffffff80235177>] find_busiest_group+0x207/0x8a0
|
|
|
|
[<ffffffff8064784f>] _spin_lock_irqsave+0x1f/0x50
|
|
|
|
[<ffffffff803c7ea3>] check_unmap+0x203/0x490
|
|
|
|
[<ffffffff803c8259>] debug_dma_unmap_page+0x49/0x50
|
|
|
|
[<ffffffff80485f26>] nv_tx_done_optimized+0xc6/0x2c0
|
|
|
|
[<ffffffff80486c13>] nv_nic_irq_optimized+0x73/0x2b0
|
|
|
|
[<ffffffff8026df84>] handle_IRQ_event+0x34/0x70
|
|
|
|
[<ffffffff8026ffe9>] handle_edge_irq+0xc9/0x150
|
|
|
|
[<ffffffff8020e3ab>] do_IRQ+0xcb/0x1c0
|
|
|
|
[<ffffffff8020c093>] ret_from_intr+0x0/0xa
|
|
|
|
<EOI> <4>---[ end trace f6435a98e2a38c0e ]---
|
|
|
|
|
|
|
|
The driver developer can find the driver and the device including a stacktrace
|
|
|
|
of the DMA-API call which caused this warning.
|
|
|
|
|
|
|
|
Per default only the first error will result in a warning message. All other
|
|
|
|
errors will only silently counted. This limitation exist to prevent the code
|
|
|
|
from flooding your kernel log. To support debugging a device driver this can
|
|
|
|
be disabled via debugfs. See the debugfs interface documentation below for
|
|
|
|
details.
|
|
|
|
|
|
|
|
The debugfs directory for the DMA-API debugging code is called dma-api/. In
|
|
|
|
this directory the following files can currently be found:
|
|
|
|
|
|
|
|
dma-api/all_errors This file contains a numeric value. If this
|
|
|
|
value is not equal to zero the debugging code
|
|
|
|
will print a warning for every error it finds
|
2009-04-27 15:06:31 +02:00
|
|
|
into the kernel log. Be careful with this
|
|
|
|
option, as it can easily flood your logs.
|
2009-01-09 16:28:07 +01:00
|
|
|
|
|
|
|
dma-api/disabled This read-only file contains the character 'Y'
|
|
|
|
if the debugging code is disabled. This can
|
|
|
|
happen when it runs out of memory or if it was
|
|
|
|
disabled at boot time
|
|
|
|
|
|
|
|
dma-api/error_count This file is read-only and shows the total
|
|
|
|
numbers of errors found.
|
|
|
|
|
|
|
|
dma-api/num_errors The number in this file shows how many
|
|
|
|
warnings will be printed to the kernel log
|
|
|
|
before it stops. This number is initialized to
|
|
|
|
one at system boot and be set by writing into
|
|
|
|
this file
|
|
|
|
|
|
|
|
dma-api/min_free_entries
|
|
|
|
This read-only file can be read to get the
|
|
|
|
minimum number of free dma_debug_entries the
|
|
|
|
allocator has ever seen. If this value goes
|
|
|
|
down to zero the code will disable itself
|
|
|
|
because it is not longer reliable.
|
|
|
|
|
|
|
|
dma-api/num_free_entries
|
|
|
|
The current number of free dma_debug_entries
|
|
|
|
in the allocator.
|
|
|
|
|
2009-05-22 21:57:23 +02:00
|
|
|
dma-api/driver-filter
|
|
|
|
You can write a name of a driver into this file
|
|
|
|
to limit the debug output to requests from that
|
|
|
|
particular driver. Write an empty string to
|
|
|
|
that file to disable the filter and see
|
|
|
|
all errors again.
|
|
|
|
|
2009-01-09 16:28:07 +01:00
|
|
|
If you have this code compiled into your kernel it will be enabled by default.
|
|
|
|
If you want to boot without the bookkeeping anyway you can provide
|
|
|
|
'dma_debug=off' as a boot parameter. This will disable DMA-API debugging.
|
|
|
|
Notice that you can not enable it again at runtime. You have to reboot to do
|
|
|
|
so.
|
|
|
|
|
2009-05-22 21:57:23 +02:00
|
|
|
If you want to see debug messages only for a special device driver you can
|
|
|
|
specify the dma_debug_driver=<drivername> parameter. This will enable the
|
|
|
|
driver filter at boot time. The debug code will only print errors for that
|
|
|
|
driver afterwards. This filter can be disabled or changed later using debugfs.
|
|
|
|
|
2009-01-09 16:28:07 +01:00
|
|
|
When the code disables itself at runtime this is most likely because it ran
|
|
|
|
out of dma_debug_entries. These entries are preallocated at boot. The number
|
|
|
|
of preallocated entries is defined per architecture. If it is too low for you
|
|
|
|
boot with 'dma_debug_entries=<your_desired_number>' to overwrite the
|
|
|
|
architectural default.
|
2012-10-08 19:08:06 +02:00
|
|
|
|
|
|
|
void debug_dmap_mapping_error(struct device *dev, dma_addr_t dma_addr);
|
|
|
|
|
|
|
|
dma-debug interface debug_dma_mapping_error() to debug drivers that fail
|
2014-04-30 19:20:53 +02:00
|
|
|
to check DMA mapping errors on addresses returned by dma_map_single() and
|
2012-10-08 19:08:06 +02:00
|
|
|
dma_map_page() interfaces. This interface clears a flag set by
|
|
|
|
debug_dma_map_page() to indicate that dma_mapping_error() has been called by
|
|
|
|
the driver. When driver does unmap, debug_dma_unmap() checks the flag and if
|
|
|
|
this flag is still set, prints warning message that includes call trace that
|
|
|
|
leads up to the unmap. This interface can be called from dma_mapping_error()
|
2014-04-30 19:20:53 +02:00
|
|
|
routines to enable DMA mapping error check debugging.
|
2012-10-08 19:08:06 +02:00
|
|
|
|