2013-03-21 11:03:38 +01:00
|
|
|
/*
|
|
|
|
* Bock-W board support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
2013-04-17 07:17:56 +02:00
|
|
|
#include <linux/mfd/tmio.h>
|
|
|
|
#include <linux/mmc/host.h>
|
2013-06-12 04:11:41 +02:00
|
|
|
#include <linux/mtd/partitions.h>
|
2013-04-12 07:38:03 +02:00
|
|
|
#include <linux/pinctrl/machine.h>
|
2013-03-21 11:03:38 +01:00
|
|
|
#include <linux/platform_device.h>
|
2013-04-09 11:37:15 +02:00
|
|
|
#include <linux/regulator/fixed.h>
|
|
|
|
#include <linux/regulator/machine.h>
|
2013-04-02 06:20:02 +02:00
|
|
|
#include <linux/smsc911x.h>
|
2013-06-12 04:11:41 +02:00
|
|
|
#include <linux/spi/spi.h>
|
|
|
|
#include <linux/spi/flash.h>
|
2013-03-21 11:03:38 +01:00
|
|
|
#include <mach/common.h>
|
2013-04-02 06:20:02 +02:00
|
|
|
#include <mach/irqs.h>
|
2013-03-21 11:03:38 +01:00
|
|
|
#include <mach/r8a7778.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
2013-04-09 08:54:16 +02:00
|
|
|
/*
|
|
|
|
* CN9(Upper side) SCIF/RCAN selection
|
|
|
|
*
|
|
|
|
* 1,4 3,6
|
|
|
|
* SW40 SCIF RCAN
|
|
|
|
* SW41 SCIF RCAN
|
|
|
|
*/
|
|
|
|
|
2013-06-12 04:12:06 +02:00
|
|
|
/*
|
|
|
|
* MMC (CN26) pin
|
|
|
|
*
|
|
|
|
* SW6 (D2) 3 pin
|
|
|
|
* SW7 (D5) ON
|
|
|
|
* SW8 (D3) 3 pin
|
|
|
|
* SW10 (D4) 1 pin
|
|
|
|
* SW12 (CLK) 1 pin
|
|
|
|
* SW13 (D6) 3 pin
|
|
|
|
* SW14 (CMD) ON
|
|
|
|
* SW15 (D6) 1 pin
|
|
|
|
* SW16 (D0) ON
|
|
|
|
* SW17 (D1) ON
|
|
|
|
* SW18 (D7) 3 pin
|
|
|
|
* SW19 (MMC) 1 pin
|
|
|
|
*/
|
|
|
|
|
2013-04-09 11:37:15 +02:00
|
|
|
/* Dummy supplies, where voltage doesn't matter */
|
|
|
|
static struct regulator_consumer_supply dummy_supplies[] = {
|
|
|
|
REGULATOR_SUPPLY("vddvario", "smsc911x"),
|
|
|
|
REGULATOR_SUPPLY("vdd33a", "smsc911x"),
|
|
|
|
};
|
|
|
|
|
2013-04-02 06:20:02 +02:00
|
|
|
static struct smsc911x_platform_config smsc911x_data = {
|
|
|
|
.irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
|
|
|
|
.irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
|
|
|
|
.flags = SMSC911X_USE_32BIT,
|
|
|
|
.phy_interface = PHY_INTERFACE_MODE_MII,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct resource smsc911x_resources[] = {
|
|
|
|
DEFINE_RES_MEM(0x18300000, 0x1000),
|
|
|
|
DEFINE_RES_IRQ(irq_pin(0)), /* IRQ 0 */
|
|
|
|
};
|
|
|
|
|
2013-07-02 23:10:26 +02:00
|
|
|
/* USB */
|
2013-06-08 22:38:41 +02:00
|
|
|
static struct rcar_phy_platform_data usb_phy_platform_data __initdata;
|
|
|
|
|
2013-04-17 07:17:56 +02:00
|
|
|
/* SDHI */
|
|
|
|
static struct sh_mobile_sdhi_info sdhi0_info = {
|
|
|
|
.tmio_caps = MMC_CAP_SD_HIGHSPEED,
|
|
|
|
.tmio_ocr_mask = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
|
|
|
|
.tmio_flags = TMIO_MMC_HAS_IDLE_WAIT,
|
|
|
|
};
|
|
|
|
|
2013-06-02 00:40:55 +02:00
|
|
|
static struct sh_eth_plat_data ether_platform_data __initdata = {
|
|
|
|
.phy = 0x01,
|
|
|
|
.edmac_endian = EDMAC_LITTLE_ENDIAN,
|
|
|
|
.register_type = SH_ETH_REG_FAST_RCAR,
|
|
|
|
.phy_interface = PHY_INTERFACE_MODE_RMII,
|
|
|
|
/*
|
|
|
|
* Although the LINK signal is available on the board, it's connected to
|
|
|
|
* the link/activity LED output of the PHY, thus the link disappears and
|
|
|
|
* reappears after each packet. We'd be better off ignoring such signal
|
|
|
|
* and getting the link state from the PHY indirectly.
|
|
|
|
*/
|
|
|
|
.no_ether_link = 1,
|
|
|
|
};
|
|
|
|
|
2013-06-12 04:11:17 +02:00
|
|
|
/* I2C */
|
|
|
|
static struct i2c_board_info i2c0_devices[] = {
|
|
|
|
{
|
|
|
|
I2C_BOARD_INFO("rx8581", 0x51),
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2013-06-12 04:11:41 +02:00
|
|
|
/* HSPI*/
|
|
|
|
static struct mtd_partition m25p80_spi_flash_partitions[] = {
|
|
|
|
{
|
|
|
|
.name = "data(spi)",
|
|
|
|
.size = 0x0100000,
|
|
|
|
.offset = 0,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct flash_platform_data spi_flash_data = {
|
|
|
|
.name = "m25p80",
|
|
|
|
.type = "s25fl008k",
|
|
|
|
.parts = m25p80_spi_flash_partitions,
|
|
|
|
.nr_parts = ARRAY_SIZE(m25p80_spi_flash_partitions),
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct spi_board_info spi_board_info[] __initdata = {
|
|
|
|
{
|
|
|
|
.modalias = "m25p80",
|
|
|
|
.max_speed_hz = 104000000,
|
|
|
|
.chip_select = 0,
|
|
|
|
.bus_num = 0,
|
|
|
|
.mode = SPI_MODE_0,
|
|
|
|
.platform_data = &spi_flash_data,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2013-06-12 04:12:06 +02:00
|
|
|
/* MMC */
|
|
|
|
static struct sh_mmcif_plat_data sh_mmcif_plat = {
|
|
|
|
.sup_pclk = 0,
|
|
|
|
.ocr = MMC_VDD_165_195 | MMC_VDD_32_33 | MMC_VDD_33_34,
|
|
|
|
.caps = MMC_CAP_4_BIT_DATA |
|
|
|
|
MMC_CAP_8_BIT_DATA |
|
|
|
|
MMC_CAP_NEEDS_POLL,
|
|
|
|
};
|
|
|
|
|
2013-04-12 07:38:03 +02:00
|
|
|
static const struct pinctrl_map bockw_pinctrl_map[] = {
|
2013-06-02 00:40:55 +02:00
|
|
|
/* Ether */
|
2013-06-17 21:39:44 +02:00
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("r8a777x-ether", "pfc-r8a7778",
|
2013-06-02 00:40:55 +02:00
|
|
|
"ether_rmii", "ether"),
|
2013-06-12 04:11:41 +02:00
|
|
|
/* HSPI0 */
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh-hspi.0", "pfc-r8a7778",
|
|
|
|
"hspi0_a", "hspi0"),
|
2013-06-12 04:12:06 +02:00
|
|
|
/* MMC */
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh_mmcif", "pfc-r8a7778",
|
|
|
|
"mmc_data8", "mmc"),
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh_mmcif", "pfc-r8a7778",
|
|
|
|
"mmc_ctrl", "mmc"),
|
2013-04-12 07:38:03 +02:00
|
|
|
/* SCIF0 */
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
|
|
|
|
"scif0_data_a", "scif0"),
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh-sci.0", "pfc-r8a7778",
|
|
|
|
"scif0_ctrl", "scif0"),
|
2013-07-02 23:10:26 +02:00
|
|
|
/* USB */
|
2013-06-08 22:38:41 +02:00
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("ehci-platform", "pfc-r8a7778",
|
|
|
|
"usb0", "usb0"),
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("ehci-platform", "pfc-r8a7778",
|
|
|
|
"usb1", "usb1"),
|
2013-04-17 07:17:56 +02:00
|
|
|
/* SDHI0 */
|
|
|
|
PIN_MAP_MUX_GROUP_DEFAULT("sh_mobile_sdhi.0", "pfc-r8a7778",
|
|
|
|
"sdhi0", "sdhi0"),
|
2013-04-12 07:38:03 +02:00
|
|
|
};
|
|
|
|
|
2013-04-17 07:17:42 +02:00
|
|
|
#define FPGA 0x18200000
|
2013-04-02 06:20:02 +02:00
|
|
|
#define IRQ0MR 0x30
|
2013-04-17 07:17:56 +02:00
|
|
|
#define PFC 0xfffc0000
|
|
|
|
#define PUPR4 0x110
|
2013-03-21 11:03:38 +01:00
|
|
|
static void __init bockw_init(void)
|
|
|
|
{
|
2013-04-17 07:17:42 +02:00
|
|
|
void __iomem *base;
|
2013-04-02 06:20:02 +02:00
|
|
|
|
2013-03-21 11:03:38 +01:00
|
|
|
r8a7778_clock_init();
|
2013-04-02 06:20:02 +02:00
|
|
|
r8a7778_init_irq_extpin(1);
|
2013-03-21 11:03:38 +01:00
|
|
|
r8a7778_add_standard_devices();
|
2013-06-08 22:38:41 +02:00
|
|
|
r8a7778_add_usb_phy_device(&usb_phy_platform_data);
|
2013-06-02 00:40:55 +02:00
|
|
|
r8a7778_add_ether_device(ðer_platform_data);
|
2013-06-12 04:11:17 +02:00
|
|
|
r8a7778_add_i2c_device(0);
|
2013-06-12 04:11:41 +02:00
|
|
|
r8a7778_add_hspi_device(0);
|
2013-06-12 04:12:06 +02:00
|
|
|
r8a7778_add_mmc_device(&sh_mmcif_plat);
|
2013-04-02 06:20:02 +02:00
|
|
|
|
2013-06-12 04:11:17 +02:00
|
|
|
i2c_register_board_info(0, i2c0_devices,
|
|
|
|
ARRAY_SIZE(i2c0_devices));
|
2013-06-12 04:11:41 +02:00
|
|
|
spi_register_board_info(spi_board_info,
|
|
|
|
ARRAY_SIZE(spi_board_info));
|
2013-04-12 07:38:03 +02:00
|
|
|
pinctrl_register_mappings(bockw_pinctrl_map,
|
|
|
|
ARRAY_SIZE(bockw_pinctrl_map));
|
|
|
|
r8a7778_pinmux_init();
|
|
|
|
|
2013-04-17 07:17:56 +02:00
|
|
|
/* for SMSC */
|
2013-04-17 07:17:42 +02:00
|
|
|
base = ioremap_nocache(FPGA, SZ_1M);
|
|
|
|
if (base) {
|
2013-04-02 06:20:02 +02:00
|
|
|
/*
|
|
|
|
* CAUTION
|
|
|
|
*
|
|
|
|
* IRQ0/1 is cascaded interrupt from FPGA.
|
|
|
|
* it should be cared in the future
|
|
|
|
* Now, it is assuming IRQ0 was used only from SMSC.
|
|
|
|
*/
|
2013-04-17 07:17:42 +02:00
|
|
|
u16 val = ioread16(base + IRQ0MR);
|
2013-04-02 06:20:02 +02:00
|
|
|
val &= ~(1 << 4); /* enable SMSC911x */
|
2013-04-17 07:17:42 +02:00
|
|
|
iowrite16(val, base + IRQ0MR);
|
|
|
|
iounmap(base);
|
2013-04-02 06:20:02 +02:00
|
|
|
|
2013-04-09 11:37:15 +02:00
|
|
|
regulator_register_fixed(0, dummy_supplies,
|
|
|
|
ARRAY_SIZE(dummy_supplies));
|
2013-04-02 06:20:02 +02:00
|
|
|
|
|
|
|
platform_device_register_resndata(
|
|
|
|
&platform_bus, "smsc911x", -1,
|
|
|
|
smsc911x_resources, ARRAY_SIZE(smsc911x_resources),
|
|
|
|
&smsc911x_data, sizeof(smsc911x_data));
|
|
|
|
}
|
2013-04-17 07:17:56 +02:00
|
|
|
|
|
|
|
/* for SDHI */
|
|
|
|
base = ioremap_nocache(PFC, 0x200);
|
|
|
|
if (base) {
|
|
|
|
/*
|
|
|
|
* FIXME
|
|
|
|
*
|
|
|
|
* SDHI CD/WP pin needs pull-up
|
|
|
|
*/
|
|
|
|
iowrite32(ioread32(base + PUPR4) | (3 << 26), base + PUPR4);
|
|
|
|
iounmap(base);
|
|
|
|
|
|
|
|
r8a7778_sdhi_init(0, &sdhi0_info);
|
|
|
|
}
|
2013-03-21 11:03:38 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static const char *bockw_boards_compat_dt[] __initdata = {
|
|
|
|
"renesas,bockw",
|
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
|
|
|
DT_MACHINE_START(BOCKW_DT, "bockw")
|
|
|
|
.init_early = r8a7778_init_delay,
|
|
|
|
.init_irq = r8a7778_init_irq_dt,
|
|
|
|
.init_machine = bockw_init,
|
|
|
|
.init_time = shmobile_timer_init,
|
|
|
|
.dt_compat = bockw_boards_compat_dt,
|
2013-06-08 22:38:41 +02:00
|
|
|
.init_late = r8a7778_init_late,
|
2013-03-21 11:03:38 +01:00
|
|
|
MACHINE_END
|