2011-12-13 17:36:12 +01:00
|
|
|
/*
|
|
|
|
* r8a7779 processor support - INTC hardware block
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2011 Magnus Damm
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
2013-02-26 04:01:18 +01:00
|
|
|
#include <linux/platform_device.h>
|
2011-12-13 17:36:12 +01:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/io.h>
|
2012-12-27 20:10:24 +01:00
|
|
|
#include <linux/irqchip/arm-gic.h>
|
2013-02-26 04:01:18 +01:00
|
|
|
#include <linux/platform_data/irq-renesas-intc-irqpin.h>
|
2013-01-29 06:21:46 +01:00
|
|
|
#include <linux/irqchip.h>
|
2013-02-26 04:01:18 +01:00
|
|
|
#include <mach/common.h>
|
2011-12-13 17:36:12 +01:00
|
|
|
#include <mach/intc.h>
|
2013-02-26 04:01:18 +01:00
|
|
|
#include <mach/irqs.h>
|
2011-12-13 17:36:12 +01:00
|
|
|
#include <mach/r8a7779.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
2012-09-14 22:08:08 +02:00
|
|
|
#define INT2SMSKCR0 IOMEM(0xfe7822a0)
|
|
|
|
#define INT2SMSKCR1 IOMEM(0xfe7822a4)
|
|
|
|
#define INT2SMSKCR2 IOMEM(0xfe7822a8)
|
|
|
|
#define INT2SMSKCR3 IOMEM(0xfe7822ac)
|
|
|
|
#define INT2SMSKCR4 IOMEM(0xfe7822b0)
|
2011-12-13 17:36:12 +01:00
|
|
|
|
2012-09-14 22:08:08 +02:00
|
|
|
#define INT2NTSR0 IOMEM(0xfe700060)
|
|
|
|
#define INT2NTSR1 IOMEM(0xfe700064)
|
2012-06-23 01:12:09 +02:00
|
|
|
|
2013-03-06 07:10:06 +01:00
|
|
|
static struct renesas_intc_irqpin_config irqpin0_platform_data = {
|
2013-02-26 04:01:18 +01:00
|
|
|
.irq_base = irq_pin(0), /* IRQ0 -> IRQ3 */
|
|
|
|
.sense_bitfield_width = 2,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct resource irqpin0_resources[] = {
|
|
|
|
DEFINE_RES_MEM(0xfe78001c, 4), /* ICR1 */
|
|
|
|
DEFINE_RES_MEM(0xfe780010, 4), /* INTPRI */
|
|
|
|
DEFINE_RES_MEM(0xfe780024, 4), /* INTREQ */
|
|
|
|
DEFINE_RES_MEM(0xfe780044, 4), /* INTMSK0 */
|
|
|
|
DEFINE_RES_MEM(0xfe780064, 4), /* INTMSKCLR0 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(27)), /* IRQ0 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(28)), /* IRQ1 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(29)), /* IRQ2 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(30)), /* IRQ3 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct platform_device irqpin0_device = {
|
|
|
|
.name = "renesas_intc_irqpin",
|
|
|
|
.id = 0,
|
|
|
|
.resource = irqpin0_resources,
|
|
|
|
.num_resources = ARRAY_SIZE(irqpin0_resources),
|
|
|
|
.dev = {
|
|
|
|
.platform_data = &irqpin0_platform_data,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
void __init r8a7779_init_irq_extpin(int irlm)
|
|
|
|
{
|
|
|
|
void __iomem *icr0 = ioremap_nocache(0xfe780000, PAGE_SIZE);
|
|
|
|
unsigned long tmp;
|
|
|
|
|
|
|
|
if (icr0) {
|
|
|
|
tmp = ioread32(icr0);
|
|
|
|
if (irlm)
|
|
|
|
tmp |= 1 << 23; /* IRQ0 -> IRQ3 as individual pins */
|
|
|
|
else
|
|
|
|
tmp &= ~(1 << 23); /* IRL mode - not supported */
|
|
|
|
tmp |= (1 << 21); /* LVLMODE = 1 */
|
|
|
|
iowrite32(tmp, icr0);
|
|
|
|
iounmap(icr0);
|
|
|
|
|
|
|
|
if (irlm)
|
|
|
|
platform_device_register(&irqpin0_device);
|
|
|
|
} else
|
|
|
|
pr_warn("r8a7779: unable to setup external irq pin mode\n");
|
|
|
|
}
|
|
|
|
|
2011-12-13 17:36:12 +01:00
|
|
|
static int r8a7779_set_wake(struct irq_data *data, unsigned int on)
|
|
|
|
{
|
|
|
|
return 0; /* always allow wakeup */
|
|
|
|
}
|
|
|
|
|
2013-01-29 06:21:46 +01:00
|
|
|
static void __init r8a7779_init_irq_common(void)
|
2011-12-13 17:36:12 +01:00
|
|
|
{
|
|
|
|
gic_arch_extn.irq_set_wake = r8a7779_set_wake;
|
|
|
|
|
2012-06-23 01:12:09 +02:00
|
|
|
/* route all interrupts to ARM */
|
|
|
|
__raw_writel(0xffffffff, INT2NTSR0);
|
|
|
|
__raw_writel(0x3fffffff, INT2NTSR1);
|
|
|
|
|
2011-12-13 17:36:12 +01:00
|
|
|
/* unmask all known interrupts in INTCS2 */
|
|
|
|
__raw_writel(0xfffffff0, INT2SMSKCR0);
|
|
|
|
__raw_writel(0xfff7ffff, INT2SMSKCR1);
|
|
|
|
__raw_writel(0xfffbffdf, INT2SMSKCR2);
|
|
|
|
__raw_writel(0xbffffffc, INT2SMSKCR3);
|
|
|
|
__raw_writel(0x003fee3f, INT2SMSKCR4);
|
|
|
|
}
|
2013-01-29 06:21:46 +01:00
|
|
|
|
|
|
|
void __init r8a7779_init_irq(void)
|
|
|
|
{
|
|
|
|
void __iomem *gic_dist_base = IOMEM(0xf0001000);
|
|
|
|
void __iomem *gic_cpu_base = IOMEM(0xf0000100);
|
|
|
|
|
|
|
|
/* use GIC to handle interrupts */
|
|
|
|
gic_init(0, 29, gic_dist_base, gic_cpu_base);
|
|
|
|
|
|
|
|
r8a7779_init_irq_common();
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_OF
|
|
|
|
void __init r8a7779_init_irq_dt(void)
|
|
|
|
{
|
|
|
|
irqchip_init();
|
|
|
|
r8a7779_init_irq_common();
|
|
|
|
}
|
|
|
|
#endif
|