2007-06-13 09:01:04 +02:00
|
|
|
/* irq.c: UltraSparc IRQ handling/init/registry.
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
2008-04-26 11:19:18 +02:00
|
|
|
* Copyright (C) 1997, 2007, 2008 David S. Miller (davem@davemloft.net)
|
2005-04-17 00:20:36 +02:00
|
|
|
* Copyright (C) 1998 Eddie C. Dost (ecd@skynet.be)
|
|
|
|
* Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/sched.h>
|
2008-09-16 20:44:00 +02:00
|
|
|
#include <linux/linkage.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <linux/ptrace.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/kernel_stat.h>
|
|
|
|
#include <linux/signal.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/random.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/proc_fs.h>
|
|
|
|
#include <linux/seq_file.h>
|
2010-04-07 13:41:33 +02:00
|
|
|
#include <linux/ftrace.h>
|
2006-06-20 10:23:32 +02:00
|
|
|
#include <linux/irq.h>
|
2010-04-13 23:28:24 +02:00
|
|
|
#include <linux/kmemleak.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
#include <asm/processor.h>
|
2011-07-27 01:09:06 +02:00
|
|
|
#include <linux/atomic.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <asm/irq.h>
|
2005-10-09 06:12:04 +02:00
|
|
|
#include <asm/io.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <asm/iommu.h>
|
|
|
|
#include <asm/upa.h>
|
|
|
|
#include <asm/oplib.h>
|
2006-06-23 05:21:22 +02:00
|
|
|
#include <asm/prom.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <asm/timer.h>
|
|
|
|
#include <asm/smp.h>
|
|
|
|
#include <asm/starfire.h>
|
|
|
|
#include <asm/uaccess.h>
|
|
|
|
#include <asm/cache.h>
|
|
|
|
#include <asm/cpudata.h>
|
2005-06-28 02:04:45 +02:00
|
|
|
#include <asm/auxio.h>
|
2006-02-27 08:27:19 +01:00
|
|
|
#include <asm/head.h>
|
2007-06-13 09:01:04 +02:00
|
|
|
#include <asm/hypervisor.h>
|
2007-10-14 08:03:21 +02:00
|
|
|
#include <asm/cacheflush.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2008-03-26 08:37:51 +01:00
|
|
|
#include "entry.h"
|
2009-06-04 11:10:11 +02:00
|
|
|
#include "cpumap.h"
|
2010-04-14 11:04:29 +02:00
|
|
|
#include "kstack.h"
|
2006-06-20 10:23:32 +02:00
|
|
|
|
|
|
|
#define NUM_IVECS (IMAP_INR + 1)
|
2008-03-26 08:37:51 +01:00
|
|
|
|
2007-10-14 06:43:31 +02:00
|
|
|
struct ino_bucket *ivector_table;
|
2007-10-14 06:42:46 +02:00
|
|
|
unsigned long ivector_table_pa;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-10-14 08:03:21 +02:00
|
|
|
/* On several sun4u processors, it is illegal to mix bypass and
|
|
|
|
* non-bypass accesses. Therefore we access all INO buckets
|
|
|
|
* using bypass accesses only.
|
|
|
|
*/
|
|
|
|
static unsigned long bucket_get_chain_pa(unsigned long bucket_pa)
|
|
|
|
{
|
|
|
|
unsigned long ret;
|
|
|
|
|
|
|
|
__asm__ __volatile__("ldxa [%1] %2, %0"
|
|
|
|
: "=&r" (ret)
|
|
|
|
: "r" (bucket_pa +
|
|
|
|
offsetof(struct ino_bucket,
|
|
|
|
__irq_chain_pa)),
|
|
|
|
"i" (ASI_PHYS_USE_EC));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void bucket_clear_chain_pa(unsigned long bucket_pa)
|
|
|
|
{
|
|
|
|
__asm__ __volatile__("stxa %%g0, [%0] %1"
|
|
|
|
: /* no outputs */
|
|
|
|
: "r" (bucket_pa +
|
|
|
|
offsetof(struct ino_bucket,
|
|
|
|
__irq_chain_pa)),
|
|
|
|
"i" (ASI_PHYS_USE_EC));
|
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
static unsigned int bucket_get_irq(unsigned long bucket_pa)
|
2007-10-14 08:03:21 +02:00
|
|
|
{
|
|
|
|
unsigned int ret;
|
|
|
|
|
|
|
|
__asm__ __volatile__("lduwa [%1] %2, %0"
|
|
|
|
: "=&r" (ret)
|
|
|
|
: "r" (bucket_pa +
|
|
|
|
offsetof(struct ino_bucket,
|
2011-01-22 12:32:19 +01:00
|
|
|
__irq)),
|
2007-10-14 08:03:21 +02:00
|
|
|
"i" (ASI_PHYS_USE_EC));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
static void bucket_set_irq(unsigned long bucket_pa, unsigned int irq)
|
2007-10-14 08:03:21 +02:00
|
|
|
{
|
|
|
|
__asm__ __volatile__("stwa %0, [%1] %2"
|
|
|
|
: /* no outputs */
|
2011-01-22 12:32:19 +01:00
|
|
|
: "r" (irq),
|
2007-10-14 08:03:21 +02:00
|
|
|
"r" (bucket_pa +
|
|
|
|
offsetof(struct ino_bucket,
|
2011-01-22 12:32:19 +01:00
|
|
|
__irq)),
|
2007-10-14 08:03:21 +02:00
|
|
|
"i" (ASI_PHYS_USE_EC));
|
|
|
|
}
|
|
|
|
|
2007-10-14 06:42:46 +02:00
|
|
|
#define irq_work_pa(__cpu) &(trap_block[(__cpu)].irq_worklist_pa)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-07-20 11:58:28 +02:00
|
|
|
static struct {
|
|
|
|
unsigned int dev_handle;
|
|
|
|
unsigned int dev_ino;
|
2007-10-14 08:50:38 +02:00
|
|
|
unsigned int in_use;
|
2011-01-22 12:32:19 +01:00
|
|
|
} irq_table[NR_IRQS];
|
|
|
|
static DEFINE_SPINLOCK(irq_alloc_lock);
|
2006-06-20 10:22:35 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned char irq_alloc(unsigned int dev_handle, unsigned int dev_ino)
|
2006-06-20 10:22:35 +02:00
|
|
|
{
|
2007-10-11 12:16:13 +02:00
|
|
|
unsigned long flags;
|
2006-06-20 10:22:35 +02:00
|
|
|
unsigned char ent;
|
|
|
|
|
|
|
|
BUILD_BUG_ON(NR_IRQS >= 256);
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
spin_lock_irqsave(&irq_alloc_lock, flags);
|
2007-10-11 12:16:13 +02:00
|
|
|
|
[SPARC64]: Add PCI MSI support on Niagara.
This is kind of hokey, we could use the hardware provided facilities
much better.
MSIs are assosciated with MSI Queues. MSI Queues generate interrupts
when any MSI assosciated with it is signalled. This suggests a
two-tiered IRQ dispatch scheme:
MSI Queue interrupt --> queue interrupt handler
MSI dispatch --> driver interrupt handler
But we just get one-level under Linux currently. What I'd like to do
is possibly stick the IRQ actions into a per-MSI-Queue data structure,
and dispatch them form there, but the generic IRQ layer doesn't
provide a way to do that right now.
So, the current kludge is to "ACK" the interrupt by processing the
MSI Queue data structures and ACK'ing them, then we run the actual
handler like normal.
We are wasting a lot of useful information, for example the MSI data
and address are provided with ever MSI, as well as a system tick if
available. If we could pass this into the IRQ handler it could help
with certain things, in particular for PCI-Express error messages.
The MSI entries on sparc64 also tell you exactly which bus/device/fn
sent the MSI, which would be great for error handling when no
registered IRQ handler can service the interrupt.
We override the disable/enable IRQ chip methods in sun4v_msi, so we
have to call {mask,unmask}_msi_irq() directly from there. This is
another ugly wart.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-02-11 02:41:02 +01:00
|
|
|
for (ent = 1; ent < NR_IRQS; ent++) {
|
2011-01-22 12:32:19 +01:00
|
|
|
if (!irq_table[ent].in_use)
|
[SPARC64]: Add PCI MSI support on Niagara.
This is kind of hokey, we could use the hardware provided facilities
much better.
MSIs are assosciated with MSI Queues. MSI Queues generate interrupts
when any MSI assosciated with it is signalled. This suggests a
two-tiered IRQ dispatch scheme:
MSI Queue interrupt --> queue interrupt handler
MSI dispatch --> driver interrupt handler
But we just get one-level under Linux currently. What I'd like to do
is possibly stick the IRQ actions into a per-MSI-Queue data structure,
and dispatch them form there, but the generic IRQ layer doesn't
provide a way to do that right now.
So, the current kludge is to "ACK" the interrupt by processing the
MSI Queue data structures and ACK'ing them, then we run the actual
handler like normal.
We are wasting a lot of useful information, for example the MSI data
and address are provided with ever MSI, as well as a system tick if
available. If we could pass this into the IRQ handler it could help
with certain things, in particular for PCI-Express error messages.
The MSI entries on sparc64 also tell you exactly which bus/device/fn
sent the MSI, which would be great for error handling when no
registered IRQ handler can service the interrupt.
We override the disable/enable IRQ chip methods in sun4v_msi, so we
have to call {mask,unmask}_msi_irq() directly from there. This is
another ugly wart.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-02-11 02:41:02 +01:00
|
|
|
break;
|
|
|
|
}
|
2006-06-20 10:22:35 +02:00
|
|
|
if (ent >= NR_IRQS) {
|
|
|
|
printk(KERN_ERR "IRQ: Out of virtual IRQs.\n");
|
2007-10-11 12:16:13 +02:00
|
|
|
ent = 0;
|
|
|
|
} else {
|
2011-01-22 12:32:19 +01:00
|
|
|
irq_table[ent].dev_handle = dev_handle;
|
|
|
|
irq_table[ent].dev_ino = dev_ino;
|
|
|
|
irq_table[ent].in_use = 1;
|
2006-06-20 10:22:35 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
spin_unlock_irqrestore(&irq_alloc_lock, flags);
|
2006-06-20 10:22:35 +02:00
|
|
|
|
|
|
|
return ent;
|
|
|
|
}
|
|
|
|
|
2007-02-20 10:26:48 +01:00
|
|
|
#ifdef CONFIG_PCI_MSI
|
2011-01-22 12:32:19 +01:00
|
|
|
void irq_free(unsigned int irq)
|
2006-06-20 10:22:35 +02:00
|
|
|
{
|
2007-10-11 12:16:13 +02:00
|
|
|
unsigned long flags;
|
2006-06-20 10:22:35 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
if (irq >= NR_IRQS)
|
[SPARC64]: Add PCI MSI support on Niagara.
This is kind of hokey, we could use the hardware provided facilities
much better.
MSIs are assosciated with MSI Queues. MSI Queues generate interrupts
when any MSI assosciated with it is signalled. This suggests a
two-tiered IRQ dispatch scheme:
MSI Queue interrupt --> queue interrupt handler
MSI dispatch --> driver interrupt handler
But we just get one-level under Linux currently. What I'd like to do
is possibly stick the IRQ actions into a per-MSI-Queue data structure,
and dispatch them form there, but the generic IRQ layer doesn't
provide a way to do that right now.
So, the current kludge is to "ACK" the interrupt by processing the
MSI Queue data structures and ACK'ing them, then we run the actual
handler like normal.
We are wasting a lot of useful information, for example the MSI data
and address are provided with ever MSI, as well as a system tick if
available. If we could pass this into the IRQ handler it could help
with certain things, in particular for PCI-Express error messages.
The MSI entries on sparc64 also tell you exactly which bus/device/fn
sent the MSI, which would be great for error handling when no
registered IRQ handler can service the interrupt.
We override the disable/enable IRQ chip methods in sun4v_msi, so we
have to call {mask,unmask}_msi_irq() directly from there. This is
another ugly wart.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-02-11 02:41:02 +01:00
|
|
|
return;
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
spin_lock_irqsave(&irq_alloc_lock, flags);
|
2007-10-11 12:16:13 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
irq_table[irq].in_use = 0;
|
[SPARC64]: Add PCI MSI support on Niagara.
This is kind of hokey, we could use the hardware provided facilities
much better.
MSIs are assosciated with MSI Queues. MSI Queues generate interrupts
when any MSI assosciated with it is signalled. This suggests a
two-tiered IRQ dispatch scheme:
MSI Queue interrupt --> queue interrupt handler
MSI dispatch --> driver interrupt handler
But we just get one-level under Linux currently. What I'd like to do
is possibly stick the IRQ actions into a per-MSI-Queue data structure,
and dispatch them form there, but the generic IRQ layer doesn't
provide a way to do that right now.
So, the current kludge is to "ACK" the interrupt by processing the
MSI Queue data structures and ACK'ing them, then we run the actual
handler like normal.
We are wasting a lot of useful information, for example the MSI data
and address are provided with ever MSI, as well as a system tick if
available. If we could pass this into the IRQ handler it could help
with certain things, in particular for PCI-Express error messages.
The MSI entries on sparc64 also tell you exactly which bus/device/fn
sent the MSI, which would be great for error handling when no
registered IRQ handler can service the interrupt.
We override the disable/enable IRQ chip methods in sun4v_msi, so we
have to call {mask,unmask}_msi_irq() directly from there. This is
another ugly wart.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-02-11 02:41:02 +01:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
spin_unlock_irqrestore(&irq_alloc_lock, flags);
|
2006-06-20 10:22:35 +02:00
|
|
|
}
|
2007-02-20 10:26:48 +01:00
|
|
|
#endif
|
2006-06-20 10:22:35 +02:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
2006-06-20 10:23:32 +02:00
|
|
|
* /proc/interrupts printing:
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2011-03-24 18:03:13 +01:00
|
|
|
int arch_show_interrupts(struct seq_file *p, int prec)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2011-03-24 18:03:13 +01:00
|
|
|
int j;
|
2006-06-20 10:23:32 +02:00
|
|
|
|
2011-03-24 18:03:13 +01:00
|
|
|
seq_printf(p, "NMI: ");
|
|
|
|
for_each_online_cpu(j)
|
|
|
|
seq_printf(p, "%10u ", cpu_data(j).__nmi_count);
|
|
|
|
seq_printf(p, " Non-maskable interrupts\n");
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-02-17 17:38:06 +01:00
|
|
|
static unsigned int sun4u_compute_tid(unsigned long imap, unsigned long cpuid)
|
|
|
|
{
|
|
|
|
unsigned int tid;
|
|
|
|
|
|
|
|
if (this_is_starfire) {
|
|
|
|
tid = starfire_translate(imap, cpuid);
|
|
|
|
tid <<= IMAP_TID_SHIFT;
|
|
|
|
tid &= IMAP_TID_UPA;
|
|
|
|
} else {
|
|
|
|
if (tlb_type == cheetah || tlb_type == cheetah_plus) {
|
|
|
|
unsigned long ver;
|
|
|
|
|
|
|
|
__asm__ ("rdpr %%ver, %0" : "=r" (ver));
|
|
|
|
if ((ver >> 32UL) == __JALAPENO_ID ||
|
|
|
|
(ver >> 32UL) == __SERRANO_ID) {
|
|
|
|
tid = cpuid << IMAP_TID_SHIFT;
|
|
|
|
tid &= IMAP_TID_JBUS;
|
|
|
|
} else {
|
|
|
|
unsigned int a = cpuid & 0x1f;
|
|
|
|
unsigned int n = (cpuid >> 5) & 0x1f;
|
|
|
|
|
|
|
|
tid = ((a << IMAP_AID_SHIFT) |
|
|
|
|
(n << IMAP_NID_SHIFT));
|
|
|
|
tid &= (IMAP_AID_SAFARI |
|
2009-08-18 20:18:35 +02:00
|
|
|
IMAP_NID_SAFARI);
|
2006-02-17 17:38:06 +01:00
|
|
|
}
|
|
|
|
} else {
|
|
|
|
tid = cpuid << IMAP_TID_SHIFT;
|
|
|
|
tid &= IMAP_TID_UPA;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return tid;
|
|
|
|
}
|
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
struct irq_handler_data {
|
|
|
|
unsigned long iclr;
|
|
|
|
unsigned long imap;
|
2006-06-20 10:22:35 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
void (*pre_handler)(unsigned int, void *, void *);
|
2007-10-22 11:16:45 +02:00
|
|
|
void *arg1;
|
|
|
|
void *arg2;
|
2006-06-20 10:23:32 +02:00
|
|
|
};
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
#ifdef CONFIG_SMP
|
2011-01-22 12:32:19 +01:00
|
|
|
static int irq_choose_cpu(unsigned int irq, const struct cpumask *affinity)
|
2005-07-04 22:24:38 +02:00
|
|
|
{
|
2009-01-13 00:27:13 +01:00
|
|
|
cpumask_t mask;
|
2006-06-20 10:23:32 +02:00
|
|
|
int cpuid;
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2010-01-21 04:30:49 +01:00
|
|
|
cpumask_copy(&mask, affinity);
|
2011-05-16 22:38:07 +02:00
|
|
|
if (cpumask_equal(&mask, cpu_online_mask)) {
|
2011-01-22 12:32:19 +01:00
|
|
|
cpuid = map_to_cpu(irq);
|
2006-06-20 10:23:32 +02:00
|
|
|
} else {
|
|
|
|
cpumask_t tmp;
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2011-05-16 22:38:07 +02:00
|
|
|
cpumask_and(&tmp, cpu_online_mask, &mask);
|
|
|
|
cpuid = cpumask_empty(&tmp) ? map_to_cpu(irq) : cpumask_first(&tmp);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
return cpuid;
|
|
|
|
}
|
|
|
|
#else
|
2011-01-22 12:32:19 +01:00
|
|
|
#define irq_choose_cpu(irq, affinity) \
|
2010-01-26 13:16:49 +01:00
|
|
|
real_hard_smp_processor_id()
|
2006-06-20 10:23:32 +02:00
|
|
|
#endif
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4u_irq_enable(struct irq_data *data)
|
2006-02-14 03:16:10 +01:00
|
|
|
{
|
2011-01-22 12:32:18 +01:00
|
|
|
struct irq_handler_data *handler_data = data->handler_data;
|
2006-02-14 03:16:10 +01:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
if (likely(handler_data)) {
|
2007-05-03 02:31:36 +02:00
|
|
|
unsigned long cpuid, imap, val;
|
2006-06-20 10:23:32 +02:00
|
|
|
unsigned int tid;
|
2006-02-14 03:16:10 +01:00
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
cpuid = irq_choose_cpu(data->irq, data->affinity);
|
2011-01-22 12:32:16 +01:00
|
|
|
imap = handler_data->imap;
|
2006-02-14 03:16:10 +01:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
tid = sun4u_compute_tid(imap, cpuid);
|
2006-02-14 03:16:10 +01:00
|
|
|
|
2007-05-03 02:31:36 +02:00
|
|
|
val = upa_readq(imap);
|
|
|
|
val &= ~(IMAP_TID_UPA | IMAP_TID_JBUS |
|
|
|
|
IMAP_AID_SAFARI | IMAP_NID_SAFARI);
|
|
|
|
val |= tid | IMAP_VALID;
|
|
|
|
upa_writeq(val, imap);
|
2011-01-22 12:32:16 +01:00
|
|
|
upa_writeq(ICLR_IDLE, handler_data->iclr);
|
2006-02-14 03:16:10 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static int sun4u_set_affinity(struct irq_data *data,
|
|
|
|
const struct cpumask *mask, bool force)
|
2007-07-14 12:16:13 +02:00
|
|
|
{
|
2011-01-22 12:32:18 +01:00
|
|
|
struct irq_handler_data *handler_data = data->handler_data;
|
2010-01-21 04:30:49 +01:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
if (likely(handler_data)) {
|
2010-01-21 04:30:49 +01:00
|
|
|
unsigned long cpuid, imap, val;
|
|
|
|
unsigned int tid;
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
cpuid = irq_choose_cpu(data->irq, mask);
|
2011-01-22 12:32:16 +01:00
|
|
|
imap = handler_data->imap;
|
2010-01-21 04:30:49 +01:00
|
|
|
|
|
|
|
tid = sun4u_compute_tid(imap, cpuid);
|
|
|
|
|
|
|
|
val = upa_readq(imap);
|
|
|
|
val &= ~(IMAP_TID_UPA | IMAP_TID_JBUS |
|
|
|
|
IMAP_AID_SAFARI | IMAP_NID_SAFARI);
|
|
|
|
val |= tid | IMAP_VALID;
|
|
|
|
upa_writeq(val, imap);
|
2011-01-22 12:32:16 +01:00
|
|
|
upa_writeq(ICLR_IDLE, handler_data->iclr);
|
2010-01-21 04:30:49 +01:00
|
|
|
}
|
2009-04-28 02:59:21 +02:00
|
|
|
|
|
|
|
return 0;
|
2007-07-14 12:16:13 +02:00
|
|
|
}
|
|
|
|
|
2009-03-04 23:43:47 +01:00
|
|
|
/* Don't do anything. The desc->status check for IRQ_DISABLED in
|
|
|
|
* handler_irq() will skip the handler call and that will leave the
|
|
|
|
* interrupt in the sent state. The next ->enable() call will hit the
|
|
|
|
* ICLR register to reset the state machine.
|
|
|
|
*
|
|
|
|
* This scheme is necessary, instead of clearing the Valid bit in the
|
|
|
|
* IMAP register, to handle the case of IMAP registers being shared by
|
|
|
|
* multiple INOs (and thus ICLR registers). Since we use a different
|
|
|
|
* virtual IRQ for each shared IMAP instance, the generic code thinks
|
|
|
|
* there is only one user so it prematurely calls ->disable() on
|
|
|
|
* free_irq().
|
|
|
|
*
|
|
|
|
* We have to provide an explicit ->disable() method instead of using
|
|
|
|
* NULL to get the default. The reason is that if the generic code
|
|
|
|
* sees that, it also hooks up a default ->shutdown method which
|
|
|
|
* invokes ->mask() which we do not want. See irq_chip_set_defaults().
|
|
|
|
*/
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4u_irq_disable(struct irq_data *data)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2005-07-04 22:24:38 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4u_irq_eoi(struct irq_data *data)
|
2005-07-04 22:24:38 +02:00
|
|
|
{
|
2011-01-22 12:32:18 +01:00
|
|
|
struct irq_handler_data *handler_data = data->handler_data;
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
if (likely(handler_data))
|
|
|
|
upa_writeq(ICLR_IDLE, handler_data->iclr);
|
2005-07-04 22:24:38 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_irq_enable(struct irq_data *data)
|
2005-07-04 22:24:38 +02:00
|
|
|
{
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int ino = irq_table[data->irq].dev_ino;
|
2011-01-22 12:32:18 +01:00
|
|
|
unsigned long cpuid = irq_choose_cpu(data->irq, data->affinity);
|
2007-10-14 08:41:28 +02:00
|
|
|
int err;
|
|
|
|
|
|
|
|
err = sun4v_intr_settarget(ino, cpuid);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_settarget(%x,%lu): "
|
|
|
|
"err(%d)\n", ino, cpuid, err);
|
|
|
|
err = sun4v_intr_setstate(ino, HV_INTR_STATE_IDLE);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_setstate(%x): "
|
|
|
|
"err(%d)\n", ino, err);
|
|
|
|
err = sun4v_intr_setenabled(ino, HV_INTR_ENABLED);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_setenabled(%x): err(%d)\n",
|
|
|
|
ino, err);
|
2005-07-04 22:24:38 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static int sun4v_set_affinity(struct irq_data *data,
|
|
|
|
const struct cpumask *mask, bool force)
|
2007-07-14 12:16:13 +02:00
|
|
|
{
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int ino = irq_table[data->irq].dev_ino;
|
2011-01-22 12:32:18 +01:00
|
|
|
unsigned long cpuid = irq_choose_cpu(data->irq, mask);
|
2007-10-14 08:41:28 +02:00
|
|
|
int err;
|
|
|
|
|
|
|
|
err = sun4v_intr_settarget(ino, cpuid);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_settarget(%x,%lu): "
|
|
|
|
"err(%d)\n", ino, cpuid, err);
|
2009-04-28 02:59:21 +02:00
|
|
|
|
|
|
|
return 0;
|
2007-07-14 12:16:13 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_irq_disable(struct irq_data *data)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int ino = irq_table[data->irq].dev_ino;
|
2007-10-14 08:41:28 +02:00
|
|
|
int err;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-10-14 08:41:28 +02:00
|
|
|
err = sun4v_intr_setenabled(ino, HV_INTR_DISABLED);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_setenabled(%x): "
|
|
|
|
"err(%d)\n", ino, err);
|
2006-06-20 10:23:32 +02:00
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_irq_eoi(struct irq_data *data)
|
2006-06-20 10:23:32 +02:00
|
|
|
{
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int ino = irq_table[data->irq].dev_ino;
|
2007-10-14 08:41:28 +02:00
|
|
|
int err;
|
2007-07-10 07:40:36 +02:00
|
|
|
|
2007-10-14 08:41:28 +02:00
|
|
|
err = sun4v_intr_setstate(ino, HV_INTR_STATE_IDLE);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_intr_setstate(%x): "
|
|
|
|
"err(%d)\n", ino, err);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_virq_enable(struct irq_data *data)
|
2007-06-13 09:01:04 +02:00
|
|
|
{
|
2007-10-14 08:41:28 +02:00
|
|
|
unsigned long cpuid, dev_handle, dev_ino;
|
|
|
|
int err;
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
cpuid = irq_choose_cpu(data->irq, data->affinity);
|
2007-10-14 08:41:28 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
dev_handle = irq_table[data->irq].dev_handle;
|
|
|
|
dev_ino = irq_table[data->irq].dev_ino;
|
2007-10-14 08:41:28 +02:00
|
|
|
|
|
|
|
err = sun4v_vintr_set_target(dev_handle, dev_ino, cpuid);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_target(%lx,%lx,%lu): "
|
|
|
|
"err(%d)\n",
|
|
|
|
dev_handle, dev_ino, cpuid, err);
|
|
|
|
err = sun4v_vintr_set_state(dev_handle, dev_ino,
|
|
|
|
HV_INTR_STATE_IDLE);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_state(%lx,%lx,"
|
|
|
|
"HV_INTR_STATE_IDLE): err(%d)\n",
|
|
|
|
dev_handle, dev_ino, err);
|
|
|
|
err = sun4v_vintr_set_valid(dev_handle, dev_ino,
|
|
|
|
HV_INTR_ENABLED);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_state(%lx,%lx,"
|
|
|
|
"HV_INTR_ENABLED): err(%d)\n",
|
|
|
|
dev_handle, dev_ino, err);
|
2007-06-13 09:01:04 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static int sun4v_virt_set_affinity(struct irq_data *data,
|
|
|
|
const struct cpumask *mask, bool force)
|
2007-07-14 12:16:13 +02:00
|
|
|
{
|
2007-10-14 08:41:28 +02:00
|
|
|
unsigned long cpuid, dev_handle, dev_ino;
|
|
|
|
int err;
|
2007-07-14 12:16:13 +02:00
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
cpuid = irq_choose_cpu(data->irq, mask);
|
2007-07-14 12:16:13 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
dev_handle = irq_table[data->irq].dev_handle;
|
|
|
|
dev_ino = irq_table[data->irq].dev_ino;
|
2007-07-14 12:16:13 +02:00
|
|
|
|
2007-10-14 08:41:28 +02:00
|
|
|
err = sun4v_vintr_set_target(dev_handle, dev_ino, cpuid);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_target(%lx,%lx,%lu): "
|
|
|
|
"err(%d)\n",
|
|
|
|
dev_handle, dev_ino, cpuid, err);
|
2009-04-28 02:59:21 +02:00
|
|
|
|
|
|
|
return 0;
|
2007-07-14 12:16:13 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_virq_disable(struct irq_data *data)
|
2007-06-13 09:01:04 +02:00
|
|
|
{
|
2007-10-14 08:41:28 +02:00
|
|
|
unsigned long dev_handle, dev_ino;
|
|
|
|
int err;
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
dev_handle = irq_table[data->irq].dev_handle;
|
|
|
|
dev_ino = irq_table[data->irq].dev_ino;
|
2007-10-14 08:41:28 +02:00
|
|
|
|
|
|
|
err = sun4v_vintr_set_valid(dev_handle, dev_ino,
|
|
|
|
HV_INTR_DISABLED);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_state(%lx,%lx,"
|
|
|
|
"HV_INTR_DISABLED): err(%d)\n",
|
|
|
|
dev_handle, dev_ino, err);
|
2007-06-13 09:01:04 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:18 +01:00
|
|
|
static void sun4v_virq_eoi(struct irq_data *data)
|
2007-06-13 09:01:04 +02:00
|
|
|
{
|
2007-10-14 08:41:28 +02:00
|
|
|
unsigned long dev_handle, dev_ino;
|
|
|
|
int err;
|
2007-07-10 07:40:36 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
dev_handle = irq_table[data->irq].dev_handle;
|
|
|
|
dev_ino = irq_table[data->irq].dev_ino;
|
2007-06-13 09:01:04 +02:00
|
|
|
|
2007-10-14 08:41:28 +02:00
|
|
|
err = sun4v_vintr_set_state(dev_handle, dev_ino,
|
|
|
|
HV_INTR_STATE_IDLE);
|
|
|
|
if (err != HV_EOK)
|
|
|
|
printk(KERN_ERR "sun4v_vintr_set_state(%lx,%lx,"
|
|
|
|
"HV_INTR_STATE_IDLE): err(%d)\n",
|
|
|
|
dev_handle, dev_ino, err);
|
2007-06-13 09:01:04 +02:00
|
|
|
}
|
|
|
|
|
2006-12-12 09:59:12 +01:00
|
|
|
static struct irq_chip sun4u_irq = {
|
2011-01-22 12:32:18 +01:00
|
|
|
.name = "sun4u",
|
|
|
|
.irq_enable = sun4u_irq_enable,
|
|
|
|
.irq_disable = sun4u_irq_disable,
|
|
|
|
.irq_eoi = sun4u_irq_eoi,
|
|
|
|
.irq_set_affinity = sun4u_set_affinity,
|
2011-03-24 09:03:45 +01:00
|
|
|
.flags = IRQCHIP_EOI_IF_HANDLED,
|
2006-06-20 10:23:32 +02:00
|
|
|
};
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2006-12-12 09:59:12 +01:00
|
|
|
static struct irq_chip sun4v_irq = {
|
2011-01-22 12:32:18 +01:00
|
|
|
.name = "sun4v",
|
|
|
|
.irq_enable = sun4v_irq_enable,
|
|
|
|
.irq_disable = sun4v_irq_disable,
|
|
|
|
.irq_eoi = sun4v_irq_eoi,
|
|
|
|
.irq_set_affinity = sun4v_set_affinity,
|
2011-03-24 09:03:45 +01:00
|
|
|
.flags = IRQCHIP_EOI_IF_HANDLED,
|
2006-06-20 10:23:32 +02:00
|
|
|
};
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-06-13 09:01:04 +02:00
|
|
|
static struct irq_chip sun4v_virq = {
|
2011-01-22 12:32:18 +01:00
|
|
|
.name = "vsun4v",
|
|
|
|
.irq_enable = sun4v_virq_enable,
|
|
|
|
.irq_disable = sun4v_virq_disable,
|
|
|
|
.irq_eoi = sun4v_virq_eoi,
|
|
|
|
.irq_set_affinity = sun4v_virt_set_affinity,
|
2011-03-24 09:03:45 +01:00
|
|
|
.flags = IRQCHIP_EOI_IF_HANDLED,
|
2007-06-13 09:01:04 +02:00
|
|
|
};
|
|
|
|
|
2011-03-24 09:03:45 +01:00
|
|
|
static void pre_flow_handler(struct irq_data *d)
|
2007-10-22 11:16:45 +02:00
|
|
|
{
|
2011-03-24 09:03:45 +01:00
|
|
|
struct irq_handler_data *handler_data = irq_data_get_irq_handler_data(d);
|
|
|
|
unsigned int ino = irq_table[d->irq].dev_ino;
|
2007-10-22 11:16:45 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data->pre_handler(ino, handler_data->arg1, handler_data->arg2);
|
2007-10-22 11:16:45 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
void irq_install_pre_handler(int irq,
|
2006-06-20 10:23:32 +02:00
|
|
|
void (*func)(unsigned int, void *, void *),
|
|
|
|
void *arg1, void *arg2)
|
|
|
|
{
|
2011-03-24 17:52:54 +01:00
|
|
|
struct irq_handler_data *handler_data = irq_get_handler_data(irq);
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data->pre_handler = func;
|
|
|
|
handler_data->arg1 = arg1;
|
|
|
|
handler_data->arg2 = arg2;
|
2006-06-29 23:38:21 +02:00
|
|
|
|
2011-03-24 09:03:45 +01:00
|
|
|
__irq_set_preflow_handler(irq, pre_flow_handler);
|
2006-06-20 10:23:32 +02:00
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap)
|
|
|
|
{
|
|
|
|
struct ino_bucket *bucket;
|
2011-01-22 12:32:16 +01:00
|
|
|
struct irq_handler_data *handler_data;
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int irq;
|
2006-06-20 10:23:32 +02:00
|
|
|
int ino;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
BUG_ON(tlb_type == hypervisor);
|
2005-07-04 22:24:38 +02:00
|
|
|
|
2007-05-03 02:31:36 +02:00
|
|
|
ino = (upa_readq(imap) & (IMAP_IGN | IMAP_INO)) + inofixup;
|
2006-06-20 10:23:32 +02:00
|
|
|
bucket = &ivector_table[ino];
|
2011-01-22 12:32:19 +01:00
|
|
|
irq = bucket_get_irq(__pa(bucket));
|
|
|
|
if (!irq) {
|
|
|
|
irq = irq_alloc(0, ino);
|
|
|
|
bucket_set_irq(__pa(bucket), irq);
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_chip_and_handler_name(irq, &sun4u_irq,
|
|
|
|
handle_fasteoi_irq, "IVEC");
|
2006-06-20 10:20:00 +02:00
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-03-24 17:52:54 +01:00
|
|
|
handler_data = irq_get_handler_data(irq);
|
2011-01-22 12:32:16 +01:00
|
|
|
if (unlikely(handler_data))
|
2006-06-20 10:23:32 +02:00
|
|
|
goto out;
|
2006-06-20 10:20:00 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data = kzalloc(sizeof(struct irq_handler_data), GFP_ATOMIC);
|
|
|
|
if (unlikely(!handler_data)) {
|
2006-06-20 10:23:32 +02:00
|
|
|
prom_printf("IRQ: kzalloc(irq_handler_data) failed.\n");
|
|
|
|
prom_halt();
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_handler_data(irq, handler_data);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data->imap = imap;
|
|
|
|
handler_data->iclr = iclr;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
out:
|
2011-01-22 12:32:19 +01:00
|
|
|
return irq;
|
2006-06-20 10:23:32 +02:00
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-06-13 09:01:04 +02:00
|
|
|
static unsigned int sun4v_build_common(unsigned long sysino,
|
|
|
|
struct irq_chip *chip)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2006-06-20 10:22:35 +02:00
|
|
|
struct ino_bucket *bucket;
|
2011-01-22 12:32:16 +01:00
|
|
|
struct irq_handler_data *handler_data;
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int irq;
|
2006-06-20 10:22:35 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
BUG_ON(tlb_type != hypervisor);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
bucket = &ivector_table[sysino];
|
2011-01-22 12:32:19 +01:00
|
|
|
irq = bucket_get_irq(__pa(bucket));
|
|
|
|
if (!irq) {
|
|
|
|
irq = irq_alloc(0, sysino);
|
|
|
|
bucket_set_irq(__pa(bucket), irq);
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_chip_and_handler_name(irq, chip, handle_fasteoi_irq,
|
2007-10-22 11:16:45 +02:00
|
|
|
"IVEC");
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2011-03-24 17:52:54 +01:00
|
|
|
handler_data = irq_get_handler_data(irq);
|
2011-01-22 12:32:16 +01:00
|
|
|
if (unlikely(handler_data))
|
2005-04-17 00:20:36 +02:00
|
|
|
goto out;
|
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data = kzalloc(sizeof(struct irq_handler_data), GFP_ATOMIC);
|
|
|
|
if (unlikely(!handler_data)) {
|
2006-06-20 10:23:32 +02:00
|
|
|
prom_printf("IRQ: kzalloc(irq_handler_data) failed.\n");
|
|
|
|
prom_halt();
|
|
|
|
}
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_handler_data(irq, handler_data);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
/* Catch accidental accesses to these things. IMAP/ICLR handling
|
|
|
|
* is done by hypervisor calls on sun4v platforms, not by direct
|
|
|
|
* register accesses.
|
|
|
|
*/
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data->imap = ~0UL;
|
|
|
|
handler_data->iclr = ~0UL;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
out:
|
2011-01-22 12:32:19 +01:00
|
|
|
return irq;
|
2006-06-20 10:23:32 +02:00
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-06-13 09:01:04 +02:00
|
|
|
unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino)
|
|
|
|
{
|
|
|
|
unsigned long sysino = sun4v_devino_to_sysino(devhandle, devino);
|
|
|
|
|
|
|
|
return sun4v_build_common(sysino, &sun4v_irq);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned int sun4v_build_virq(u32 devhandle, unsigned int devino)
|
|
|
|
{
|
2011-01-22 12:32:16 +01:00
|
|
|
struct irq_handler_data *handler_data;
|
2007-10-14 06:51:37 +02:00
|
|
|
unsigned long hv_err, cookie;
|
2008-07-23 07:34:29 +02:00
|
|
|
struct ino_bucket *bucket;
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int irq;
|
2007-10-14 06:51:37 +02:00
|
|
|
|
|
|
|
bucket = kzalloc(sizeof(struct ino_bucket), GFP_ATOMIC);
|
|
|
|
if (unlikely(!bucket))
|
|
|
|
return 0;
|
2010-04-11 05:24:22 +02:00
|
|
|
|
|
|
|
/* The only reference we store to the IRQ bucket is
|
|
|
|
* by physical address which kmemleak can't see, tell
|
|
|
|
* it that this object explicitly is not a leak and
|
|
|
|
* should be scanned.
|
|
|
|
*/
|
|
|
|
kmemleak_not_leak(bucket);
|
|
|
|
|
2007-10-14 08:03:21 +02:00
|
|
|
__flush_dcache_range((unsigned long) bucket,
|
|
|
|
((unsigned long) bucket +
|
|
|
|
sizeof(struct ino_bucket)));
|
2007-10-14 06:51:37 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
irq = irq_alloc(devhandle, devino);
|
|
|
|
bucket_set_irq(__pa(bucket), irq);
|
2007-10-22 11:16:45 +02:00
|
|
|
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_chip_and_handler_name(irq, &sun4v_virq, handle_fasteoi_irq,
|
2007-10-22 11:16:45 +02:00
|
|
|
"IVEC");
|
2007-06-13 09:01:04 +02:00
|
|
|
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data = kzalloc(sizeof(struct irq_handler_data), GFP_ATOMIC);
|
|
|
|
if (unlikely(!handler_data))
|
2007-10-14 06:51:37 +02:00
|
|
|
return 0;
|
2007-06-13 09:01:04 +02:00
|
|
|
|
2008-07-23 07:34:29 +02:00
|
|
|
/* In order to make the LDC channel startup sequence easier,
|
|
|
|
* especially wrt. locking, we do not let request_irq() enable
|
|
|
|
* the interrupt.
|
|
|
|
*/
|
2011-03-24 17:57:12 +01:00
|
|
|
irq_set_status_flags(irq, IRQ_NOAUTOEN);
|
2011-03-24 17:52:54 +01:00
|
|
|
irq_set_handler_data(irq, handler_data);
|
2007-06-13 09:01:04 +02:00
|
|
|
|
2007-10-14 06:51:37 +02:00
|
|
|
/* Catch accidental accesses to these things. IMAP/ICLR handling
|
|
|
|
* is done by hypervisor calls on sun4v platforms, not by direct
|
|
|
|
* register accesses.
|
|
|
|
*/
|
2011-01-22 12:32:16 +01:00
|
|
|
handler_data->imap = ~0UL;
|
|
|
|
handler_data->iclr = ~0UL;
|
2007-10-14 06:51:37 +02:00
|
|
|
|
|
|
|
cookie = ~__pa(bucket);
|
|
|
|
hv_err = sun4v_vintr_set_cookie(devhandle, devino, cookie);
|
2007-06-13 09:01:04 +02:00
|
|
|
if (hv_err) {
|
|
|
|
prom_printf("IRQ: Fatal, cannot set cookie for [%x:%x] "
|
|
|
|
"err=%lu\n", devhandle, devino, hv_err);
|
|
|
|
prom_halt();
|
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
return irq;
|
2007-06-13 09:01:04 +02:00
|
|
|
}
|
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
void ack_bad_irq(unsigned int irq)
|
2006-06-20 10:23:32 +02:00
|
|
|
{
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int ino = irq_table[irq].dev_ino;
|
2006-02-15 10:18:19 +01:00
|
|
|
|
2007-10-14 08:41:28 +02:00
|
|
|
if (!ino)
|
|
|
|
ino = 0xdeadbeef;
|
2006-06-20 10:20:30 +02:00
|
|
|
|
2011-01-22 12:32:19 +01:00
|
|
|
printk(KERN_CRIT "Unexpected IRQ from ino[%x] irq[%u]\n",
|
|
|
|
ino, irq);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2008-08-13 03:33:56 +02:00
|
|
|
void *hardirq_stack[NR_CPUS];
|
|
|
|
void *softirq_stack[NR_CPUS];
|
|
|
|
|
2011-01-22 12:32:15 +01:00
|
|
|
void __irq_entry handler_irq(int pil, struct pt_regs *regs)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-10-14 06:42:46 +02:00
|
|
|
unsigned long pstate, bucket_pa;
|
2006-10-08 14:23:28 +02:00
|
|
|
struct pt_regs *old_regs;
|
2008-08-13 03:33:56 +02:00
|
|
|
void *orig_sp;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2011-01-22 12:32:15 +01:00
|
|
|
clear_softint(1 << pil);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-10-08 14:23:28 +02:00
|
|
|
old_regs = set_irq_regs(regs);
|
2005-04-17 00:20:36 +02:00
|
|
|
irq_enter();
|
|
|
|
|
2007-10-12 11:59:40 +02:00
|
|
|
/* Grab an atomic snapshot of the pending IVECs. */
|
|
|
|
__asm__ __volatile__("rdpr %%pstate, %0\n\t"
|
|
|
|
"wrpr %0, %3, %%pstate\n\t"
|
|
|
|
"ldx [%2], %1\n\t"
|
|
|
|
"stx %%g0, [%2]\n\t"
|
|
|
|
"wrpr %0, 0x0, %%pstate\n\t"
|
2007-10-14 06:42:46 +02:00
|
|
|
: "=&r" (pstate), "=&r" (bucket_pa)
|
|
|
|
: "r" (irq_work_pa(smp_processor_id())),
|
2007-10-12 11:59:40 +02:00
|
|
|
"i" (PSTATE_IE)
|
|
|
|
: "memory");
|
|
|
|
|
2008-08-13 03:33:56 +02:00
|
|
|
orig_sp = set_hardirq_stack();
|
|
|
|
|
2007-10-14 06:42:46 +02:00
|
|
|
while (bucket_pa) {
|
|
|
|
unsigned long next_pa;
|
2011-01-22 12:32:19 +01:00
|
|
|
unsigned int irq;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-10-14 08:03:21 +02:00
|
|
|
next_pa = bucket_get_chain_pa(bucket_pa);
|
2011-01-22 12:32:19 +01:00
|
|
|
irq = bucket_get_irq(bucket_pa);
|
2007-10-14 08:03:21 +02:00
|
|
|
bucket_clear_chain_pa(bucket_pa);
|
2006-06-20 10:20:00 +02:00
|
|
|
|
2011-03-24 09:03:45 +01:00
|
|
|
generic_handle_irq(irq);
|
2007-10-14 06:42:46 +02:00
|
|
|
|
|
|
|
bucket_pa = next_pa;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2006-06-20 10:23:32 +02:00
|
|
|
|
2008-08-13 03:33:56 +02:00
|
|
|
restore_hardirq_stack(orig_sp);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
irq_exit();
|
2006-10-08 14:23:28 +02:00
|
|
|
set_irq_regs(old_regs);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2008-08-13 03:33:56 +02:00
|
|
|
void do_softirq(void)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (in_interrupt())
|
|
|
|
return;
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
|
|
|
|
if (local_softirq_pending()) {
|
|
|
|
void *orig_sp, *sp = softirq_stack[smp_processor_id()];
|
|
|
|
|
|
|
|
sp += THREAD_SIZE - 192 - STACK_BIAS;
|
|
|
|
|
|
|
|
__asm__ __volatile__("mov %%sp, %0\n\t"
|
|
|
|
"mov %1, %%sp"
|
|
|
|
: "=&r" (orig_sp)
|
|
|
|
: "r" (sp));
|
|
|
|
__do_softirq();
|
|
|
|
__asm__ __volatile__("mov %0, %%sp"
|
|
|
|
: : "r" (orig_sp));
|
|
|
|
}
|
|
|
|
|
|
|
|
local_irq_restore(flags);
|
|
|
|
}
|
|
|
|
|
2007-07-16 12:49:40 +02:00
|
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
|
|
void fixup_irqs(void)
|
|
|
|
{
|
|
|
|
unsigned int irq;
|
|
|
|
|
|
|
|
for (irq = 0; irq < NR_IRQS; irq++) {
|
2011-03-24 17:57:12 +01:00
|
|
|
struct irq_desc *desc = irq_to_desc(irq);
|
|
|
|
struct irq_data *data = irq_desc_get_irq_data(desc);
|
2007-07-16 12:49:40 +02:00
|
|
|
unsigned long flags;
|
|
|
|
|
2011-03-24 17:57:12 +01:00
|
|
|
raw_spin_lock_irqsave(&desc->lock, flags);
|
|
|
|
if (desc->action && !irqd_is_per_cpu(data)) {
|
2011-01-22 12:32:18 +01:00
|
|
|
if (data->chip->irq_set_affinity)
|
|
|
|
data->chip->irq_set_affinity(data,
|
2011-03-24 17:57:12 +01:00
|
|
|
data->affinity,
|
|
|
|
false);
|
2007-07-16 12:49:40 +02:00
|
|
|
}
|
2011-03-24 17:57:12 +01:00
|
|
|
raw_spin_unlock_irqrestore(&desc->lock, flags);
|
2007-07-16 12:49:40 +02:00
|
|
|
}
|
2008-09-09 02:21:07 +02:00
|
|
|
|
|
|
|
tick_ops->disable_irq();
|
2007-07-16 12:49:40 +02:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2005-07-25 04:36:13 +02:00
|
|
|
struct sun5_timer {
|
|
|
|
u64 count0;
|
|
|
|
u64 limit0;
|
|
|
|
u64 count1;
|
|
|
|
u64 limit1;
|
|
|
|
};
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-07-25 04:36:13 +02:00
|
|
|
static struct sun5_timer *prom_timers;
|
2005-04-17 00:20:36 +02:00
|
|
|
static u64 prom_limit0, prom_limit1;
|
|
|
|
|
|
|
|
static void map_prom_timers(void)
|
|
|
|
{
|
2006-06-23 05:21:22 +02:00
|
|
|
struct device_node *dp;
|
2007-04-24 00:53:27 +02:00
|
|
|
const unsigned int *addr;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/* PROM timer node hangs out in the top level of device siblings... */
|
2006-06-23 05:21:22 +02:00
|
|
|
dp = of_find_node_by_path("/");
|
|
|
|
dp = dp->child;
|
|
|
|
while (dp) {
|
|
|
|
if (!strcmp(dp->name, "counter-timer"))
|
|
|
|
break;
|
|
|
|
dp = dp->sibling;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/* Assume if node is not present, PROM uses different tick mechanism
|
|
|
|
* which we should not care about.
|
|
|
|
*/
|
2006-06-23 05:21:22 +02:00
|
|
|
if (!dp) {
|
2005-04-17 00:20:36 +02:00
|
|
|
prom_timers = (struct sun5_timer *) 0;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* If PROM is really using this, it must be mapped by him. */
|
2006-06-23 05:21:22 +02:00
|
|
|
addr = of_get_property(dp, "address", NULL);
|
|
|
|
if (!addr) {
|
2005-04-17 00:20:36 +02:00
|
|
|
prom_printf("PROM does not have timer mapped, trying to continue.\n");
|
|
|
|
prom_timers = (struct sun5_timer *) 0;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
prom_timers = (struct sun5_timer *) ((unsigned long)addr[0]);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void kill_prom_timer(void)
|
|
|
|
{
|
|
|
|
if (!prom_timers)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Save them away for later. */
|
|
|
|
prom_limit0 = prom_timers->limit0;
|
|
|
|
prom_limit1 = prom_timers->limit1;
|
|
|
|
|
|
|
|
/* Just as in sun4c/sun4m PROM uses timer which ticks at IRQ 14.
|
|
|
|
* We turn both off here just to be paranoid.
|
|
|
|
*/
|
|
|
|
prom_timers->limit0 = 0;
|
|
|
|
prom_timers->limit1 = 0;
|
|
|
|
|
|
|
|
/* Wheee, eat the interrupt packet too... */
|
|
|
|
__asm__ __volatile__(
|
|
|
|
" mov 0x40, %%g2\n"
|
|
|
|
" ldxa [%%g0] %0, %%g1\n"
|
|
|
|
" ldxa [%%g2] %1, %%g1\n"
|
|
|
|
" stxa %%g0, [%%g0] %0\n"
|
|
|
|
" membar #Sync\n"
|
|
|
|
: /* no outputs */
|
|
|
|
: "i" (ASI_INTR_RECEIVE), "i" (ASI_INTR_R)
|
|
|
|
: "g1", "g2");
|
|
|
|
}
|
|
|
|
|
2008-09-16 20:44:00 +02:00
|
|
|
void notrace init_irqwork_curcpu(void)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
int cpu = hard_smp_processor_id();
|
|
|
|
|
2007-10-14 06:42:46 +02:00
|
|
|
trap_block[cpu].irq_worklist_pa = 0UL;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2007-05-26 00:49:59 +02:00
|
|
|
/* Please be very careful with register_one_mondo() and
|
|
|
|
* sun4v_register_mondo_queues().
|
|
|
|
*
|
|
|
|
* On SMP this gets invoked from the CPU trampoline before
|
|
|
|
* the cpu has fully taken over the trap table from OBP,
|
|
|
|
* and it's kernel stack + %g6 thread register state is
|
|
|
|
* not fully cooked yet.
|
|
|
|
*
|
|
|
|
* Therefore you cannot make any OBP calls, not even prom_printf,
|
|
|
|
* from these two routines.
|
|
|
|
*/
|
2009-09-04 12:38:54 +02:00
|
|
|
static void __cpuinit notrace register_one_mondo(unsigned long paddr, unsigned long type, unsigned long qmask)
|
2006-02-08 09:08:23 +01:00
|
|
|
{
|
2007-05-26 00:49:59 +02:00
|
|
|
unsigned long num_entries = (qmask + 1) / 64;
|
2006-02-16 23:26:53 +01:00
|
|
|
unsigned long status;
|
|
|
|
|
|
|
|
status = sun4v_cpu_qconf(type, paddr, num_entries);
|
|
|
|
if (status != HV_EOK) {
|
|
|
|
prom_printf("SUN4V: sun4v_cpu_qconf(%lu:%lx:%lu) failed, "
|
|
|
|
"err %lu\n", type, paddr, num_entries, status);
|
2006-02-08 09:08:23 +01:00
|
|
|
prom_halt();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-09-16 20:44:00 +02:00
|
|
|
void __cpuinit notrace sun4v_register_mondo_queues(int this_cpu)
|
2006-02-08 11:53:50 +01:00
|
|
|
{
|
2006-02-12 08:07:13 +01:00
|
|
|
struct trap_per_cpu *tb = &trap_block[this_cpu];
|
|
|
|
|
2007-05-26 00:49:59 +02:00
|
|
|
register_one_mondo(tb->cpu_mondo_pa, HV_CPU_QUEUE_CPU_MONDO,
|
|
|
|
tb->cpu_mondo_qmask);
|
|
|
|
register_one_mondo(tb->dev_mondo_pa, HV_CPU_QUEUE_DEVICE_MONDO,
|
|
|
|
tb->dev_mondo_qmask);
|
|
|
|
register_one_mondo(tb->resum_mondo_pa, HV_CPU_QUEUE_RES_ERROR,
|
|
|
|
tb->resum_qmask);
|
|
|
|
register_one_mondo(tb->nonresum_mondo_pa, HV_CPU_QUEUE_NONRES_ERROR,
|
|
|
|
tb->nonresum_qmask);
|
2006-02-12 08:07:13 +01:00
|
|
|
}
|
|
|
|
|
2009-06-26 04:00:47 +02:00
|
|
|
/* Each queue region must be a power of 2 multiple of 64 bytes in
|
|
|
|
* size. The base real address must be aligned to the size of the
|
|
|
|
* region. Thus, an 8KB queue must be 8KB aligned, for example.
|
|
|
|
*/
|
|
|
|
static void __init alloc_one_queue(unsigned long *pa_ptr, unsigned long qmask)
|
2006-02-12 08:07:13 +01:00
|
|
|
{
|
2007-05-26 00:49:59 +02:00
|
|
|
unsigned long size = PAGE_ALIGN(qmask + 1);
|
2009-06-26 04:00:47 +02:00
|
|
|
unsigned long order = get_order(size);
|
|
|
|
unsigned long p;
|
2006-02-08 11:53:50 +01:00
|
|
|
|
2009-06-26 04:00:47 +02:00
|
|
|
p = __get_free_pages(GFP_KERNEL, order);
|
2007-05-26 00:49:59 +02:00
|
|
|
if (!p) {
|
2009-06-26 04:00:47 +02:00
|
|
|
prom_printf("SUN4V: Error, cannot allocate queue.\n");
|
2006-02-08 11:53:50 +01:00
|
|
|
prom_halt();
|
|
|
|
}
|
|
|
|
|
2007-05-26 00:49:59 +02:00
|
|
|
*pa_ptr = __pa(p);
|
2006-02-08 11:53:50 +01:00
|
|
|
}
|
|
|
|
|
2007-08-09 02:32:33 +02:00
|
|
|
static void __init init_cpu_send_mondo_info(struct trap_per_cpu *tb)
|
2006-02-09 01:41:20 +01:00
|
|
|
{
|
|
|
|
#ifdef CONFIG_SMP
|
2009-06-26 04:00:47 +02:00
|
|
|
unsigned long page;
|
2006-02-09 01:41:20 +01:00
|
|
|
|
|
|
|
BUILD_BUG_ON((NR_CPUS * sizeof(u16)) > (PAGE_SIZE - 64));
|
|
|
|
|
2009-06-26 04:00:47 +02:00
|
|
|
page = get_zeroed_page(GFP_KERNEL);
|
2006-02-09 01:41:20 +01:00
|
|
|
if (!page) {
|
|
|
|
prom_printf("SUN4V: Error, cannot allocate cpu mondo page.\n");
|
|
|
|
prom_halt();
|
|
|
|
}
|
|
|
|
|
|
|
|
tb->cpu_mondo_block_pa = __pa(page);
|
|
|
|
tb->cpu_list_pa = __pa(page + 64);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2007-08-09 02:32:33 +02:00
|
|
|
/* Allocate mondo and error queues for all possible cpus. */
|
|
|
|
static void __init sun4v_init_mondo_queues(void)
|
2006-02-08 09:08:23 +01:00
|
|
|
{
|
2007-08-09 02:32:33 +02:00
|
|
|
int cpu;
|
2006-02-08 09:08:23 +01:00
|
|
|
|
2007-08-09 02:32:33 +02:00
|
|
|
for_each_possible_cpu(cpu) {
|
|
|
|
struct trap_per_cpu *tb = &trap_block[cpu];
|
2006-02-09 01:41:20 +01:00
|
|
|
|
2009-06-26 04:00:47 +02:00
|
|
|
alloc_one_queue(&tb->cpu_mondo_pa, tb->cpu_mondo_qmask);
|
|
|
|
alloc_one_queue(&tb->dev_mondo_pa, tb->dev_mondo_qmask);
|
|
|
|
alloc_one_queue(&tb->resum_mondo_pa, tb->resum_qmask);
|
|
|
|
alloc_one_queue(&tb->resum_kernel_buf_pa, tb->resum_qmask);
|
|
|
|
alloc_one_queue(&tb->nonresum_mondo_pa, tb->nonresum_qmask);
|
|
|
|
alloc_one_queue(&tb->nonresum_kernel_buf_pa,
|
|
|
|
tb->nonresum_qmask);
|
2008-08-05 01:13:51 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __init init_send_mondo_info(void)
|
|
|
|
{
|
|
|
|
int cpu;
|
|
|
|
|
|
|
|
for_each_possible_cpu(cpu) {
|
|
|
|
struct trap_per_cpu *tb = &trap_block[cpu];
|
2006-02-09 01:41:20 +01:00
|
|
|
|
2007-08-09 02:32:33 +02:00
|
|
|
init_cpu_send_mondo_info(tb);
|
[SPARC64]: Get SUN4V SMP working.
The sibling cpu bringup is extremely fragile. We can only
perform the most basic calls until we take over the trap
table from the firmware/hypervisor on the new cpu.
This means no accesses to %g4, %g5, %g6 since those can't be
TLB translated without our trap handlers.
In order to achieve this:
1) Change sun4v_init_mondo_queues() so that it can operate in
several modes.
It can allocate the queues, or install them in the current
processor, or both.
The boot cpu does both in it's call early on.
Later, the boot cpu allocates the sibling cpu queue, starts
the sibling cpu, then the sibling cpu loads them in.
2) init_cur_cpu_trap() is changed to take the current_thread_info()
as an argument instead of reading %g6 directly on the current
cpu.
3) Create a trampoline stack for the sibling cpus. We do our basic
kernel calls using this stack, which is locked into the kernel
image, then go to our proper thread stack after taking over the
trap table.
4) While we are in this delicate startup state, we put 0xdeadbeef
into %g4/%g5/%g6 in order to catch accidental accesses.
5) On the final prom_set_trap_table*() call, we put &init_thread_union
into %g6. This is a hack to make prom_world(0) work. All that
wants to do is restore the %asi register using
get_thread_current_ds().
Longer term we should just do the OBP calls to set the trap table by
hand just like we do for everything else. This would avoid that silly
prom_world(0) issue, then we can remove the init_thread_union hack.
Signed-off-by: David S. Miller <davem@davemloft.net>
2006-02-17 10:29:17 +01:00
|
|
|
}
|
2006-02-08 09:08:23 +01:00
|
|
|
}
|
|
|
|
|
2006-06-20 10:23:32 +02:00
|
|
|
static struct irqaction timer_irq_action = {
|
|
|
|
.name = "timer",
|
|
|
|
};
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Only invoked on boot processor. */
|
|
|
|
void __init init_IRQ(void)
|
|
|
|
{
|
2007-10-14 06:43:31 +02:00
|
|
|
unsigned long size;
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
map_prom_timers();
|
|
|
|
kill_prom_timer();
|
|
|
|
|
2007-10-14 06:43:31 +02:00
|
|
|
size = sizeof(struct ino_bucket) * NUM_IVECS;
|
2009-06-26 04:00:47 +02:00
|
|
|
ivector_table = kzalloc(size, GFP_KERNEL);
|
2007-10-14 06:43:31 +02:00
|
|
|
if (!ivector_table) {
|
|
|
|
prom_printf("Fatal error, cannot allocate ivector_table\n");
|
|
|
|
prom_halt();
|
|
|
|
}
|
2007-10-14 08:03:21 +02:00
|
|
|
__flush_dcache_range((unsigned long) ivector_table,
|
|
|
|
((unsigned long) ivector_table) + size);
|
2007-10-14 06:43:31 +02:00
|
|
|
|
|
|
|
ivector_table_pa = __pa(ivector_table);
|
2007-10-14 06:42:46 +02:00
|
|
|
|
2006-02-08 09:08:23 +01:00
|
|
|
if (tlb_type == hypervisor)
|
2007-08-09 02:32:33 +02:00
|
|
|
sun4v_init_mondo_queues();
|
2006-02-08 09:08:23 +01:00
|
|
|
|
2008-08-05 01:13:51 +02:00
|
|
|
init_send_mondo_info();
|
|
|
|
|
|
|
|
if (tlb_type == hypervisor) {
|
|
|
|
/* Load up the boot cpu's entries. */
|
|
|
|
sun4v_register_mondo_queues(hard_smp_processor_id());
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* We need to clear any IRQ's pending in the soft interrupt
|
|
|
|
* registers, a spurious one could be left around from the
|
|
|
|
* PROM timer which we just disabled.
|
|
|
|
*/
|
|
|
|
clear_softint(get_softint());
|
|
|
|
|
|
|
|
/* Now that ivector table is initialized, it is safe
|
|
|
|
* to receive IRQ vector traps. We will normally take
|
|
|
|
* one or two right now, in case some device PROM used
|
|
|
|
* to boot us wants to speak to us. We just ignore them.
|
|
|
|
*/
|
|
|
|
__asm__ __volatile__("rdpr %%pstate, %%g1\n\t"
|
|
|
|
"or %%g1, %0, %%g1\n\t"
|
|
|
|
"wrpr %%g1, 0x0, %%pstate"
|
|
|
|
: /* No outputs */
|
|
|
|
: "i" (PSTATE_IE)
|
|
|
|
: "g1");
|
|
|
|
|
2011-03-24 17:57:12 +01:00
|
|
|
irq_to_desc(0)->action = &timer_irq_action;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|