2010-02-01 15:14:54 +01:00
|
|
|
/*
|
2010-09-23 09:03:40 +02:00
|
|
|
* Copyright (C) 2009 ST-Ericsson SA
|
2010-02-01 15:14:54 +01:00
|
|
|
* Copyright (C) 2009 STMicroelectronics
|
|
|
|
*
|
|
|
|
* I2C master mode controller driver, used in Nomadik 8815
|
|
|
|
* and Ux500 platforms.
|
|
|
|
*
|
|
|
|
* Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
|
|
|
|
* Author: Sachin Verma <sachin.verma@st.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2, as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/module.h>
|
2012-06-11 22:56:38 +02:00
|
|
|
#include <linux/amba/bus.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 09:04:11 +01:00
|
|
|
#include <linux/slab.h>
|
2010-02-01 15:14:54 +01:00
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/io.h>
|
2011-05-13 12:30:07 +02:00
|
|
|
#include <linux/pm_runtime.h>
|
2012-08-06 12:09:57 +02:00
|
|
|
#include <linux/of.h>
|
2013-01-24 09:47:22 +01:00
|
|
|
#include <linux/pinctrl/consumer.h>
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
#define DRIVER_NAME "nmk-i2c"
|
|
|
|
|
|
|
|
/* I2C Controller register offsets */
|
|
|
|
#define I2C_CR (0x000)
|
|
|
|
#define I2C_SCR (0x004)
|
|
|
|
#define I2C_HSMCR (0x008)
|
|
|
|
#define I2C_MCR (0x00C)
|
|
|
|
#define I2C_TFR (0x010)
|
|
|
|
#define I2C_SR (0x014)
|
|
|
|
#define I2C_RFR (0x018)
|
|
|
|
#define I2C_TFTR (0x01C)
|
|
|
|
#define I2C_RFTR (0x020)
|
|
|
|
#define I2C_DMAR (0x024)
|
|
|
|
#define I2C_BRCR (0x028)
|
|
|
|
#define I2C_IMSCR (0x02C)
|
|
|
|
#define I2C_RISR (0x030)
|
|
|
|
#define I2C_MISR (0x034)
|
|
|
|
#define I2C_ICR (0x038)
|
|
|
|
|
|
|
|
/* Control registers */
|
|
|
|
#define I2C_CR_PE (0x1 << 0) /* Peripheral Enable */
|
|
|
|
#define I2C_CR_OM (0x3 << 1) /* Operating mode */
|
|
|
|
#define I2C_CR_SAM (0x1 << 3) /* Slave addressing mode */
|
|
|
|
#define I2C_CR_SM (0x3 << 4) /* Speed mode */
|
|
|
|
#define I2C_CR_SGCM (0x1 << 6) /* Slave general call mode */
|
|
|
|
#define I2C_CR_FTX (0x1 << 7) /* Flush Transmit */
|
|
|
|
#define I2C_CR_FRX (0x1 << 8) /* Flush Receive */
|
|
|
|
#define I2C_CR_DMA_TX_EN (0x1 << 9) /* DMA Tx enable */
|
|
|
|
#define I2C_CR_DMA_RX_EN (0x1 << 10) /* DMA Rx Enable */
|
|
|
|
#define I2C_CR_DMA_SLE (0x1 << 11) /* DMA sync. logic enable */
|
|
|
|
#define I2C_CR_LM (0x1 << 12) /* Loopback mode */
|
|
|
|
#define I2C_CR_FON (0x3 << 13) /* Filtering on */
|
|
|
|
#define I2C_CR_FS (0x3 << 15) /* Force stop enable */
|
|
|
|
|
|
|
|
/* Master controller (MCR) register */
|
|
|
|
#define I2C_MCR_OP (0x1 << 0) /* Operation */
|
|
|
|
#define I2C_MCR_A7 (0x7f << 1) /* 7-bit address */
|
2011-10-20 18:23:01 +02:00
|
|
|
#define I2C_MCR_EA10 (0x7 << 8) /* 10-bit Extended address */
|
2010-02-01 15:14:54 +01:00
|
|
|
#define I2C_MCR_SB (0x1 << 11) /* Extended address */
|
|
|
|
#define I2C_MCR_AM (0x3 << 12) /* Address type */
|
2011-10-20 18:23:01 +02:00
|
|
|
#define I2C_MCR_STOP (0x1 << 14) /* Stop condition */
|
|
|
|
#define I2C_MCR_LENGTH (0x7ff << 15) /* Transaction length */
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/* Status register (SR) */
|
|
|
|
#define I2C_SR_OP (0x3 << 0) /* Operation */
|
|
|
|
#define I2C_SR_STATUS (0x3 << 2) /* controller status */
|
|
|
|
#define I2C_SR_CAUSE (0x7 << 4) /* Abort cause */
|
|
|
|
#define I2C_SR_TYPE (0x3 << 7) /* Receive type */
|
|
|
|
#define I2C_SR_LENGTH (0x7ff << 9) /* Transfer length */
|
|
|
|
|
|
|
|
/* Interrupt mask set/clear (IMSCR) bits */
|
2011-10-20 18:23:01 +02:00
|
|
|
#define I2C_IT_TXFE (0x1 << 0)
|
2010-02-01 15:14:54 +01:00
|
|
|
#define I2C_IT_TXFNE (0x1 << 1)
|
|
|
|
#define I2C_IT_TXFF (0x1 << 2)
|
|
|
|
#define I2C_IT_TXFOVR (0x1 << 3)
|
|
|
|
#define I2C_IT_RXFE (0x1 << 4)
|
|
|
|
#define I2C_IT_RXFNF (0x1 << 5)
|
|
|
|
#define I2C_IT_RXFF (0x1 << 6)
|
|
|
|
#define I2C_IT_RFSR (0x1 << 16)
|
|
|
|
#define I2C_IT_RFSE (0x1 << 17)
|
|
|
|
#define I2C_IT_WTSR (0x1 << 18)
|
|
|
|
#define I2C_IT_MTD (0x1 << 19)
|
|
|
|
#define I2C_IT_STD (0x1 << 20)
|
|
|
|
#define I2C_IT_MAL (0x1 << 24)
|
|
|
|
#define I2C_IT_BERR (0x1 << 25)
|
|
|
|
#define I2C_IT_MTDWS (0x1 << 28)
|
|
|
|
|
|
|
|
#define GEN_MASK(val, mask, sb) (((val) << (sb)) & (mask))
|
|
|
|
|
|
|
|
/* some bits in ICR are reserved */
|
|
|
|
#define I2C_CLEAR_ALL_INTS 0x131f007f
|
|
|
|
|
|
|
|
/* first three msb bits are reserved */
|
|
|
|
#define IRQ_MASK(mask) (mask & 0x1fffffff)
|
|
|
|
|
|
|
|
/* maximum threshold value */
|
|
|
|
#define MAX_I2C_FIFO_THRESHOLD 15
|
|
|
|
|
2013-11-28 23:12:07 +01:00
|
|
|
enum i2c_freq_mode {
|
|
|
|
I2C_FREQ_MODE_STANDARD, /* up to 100 Kb/s */
|
|
|
|
I2C_FREQ_MODE_FAST, /* up to 400 Kb/s */
|
|
|
|
I2C_FREQ_MODE_HIGH_SPEED, /* up to 3.4 Mb/s */
|
|
|
|
I2C_FREQ_MODE_FAST_PLUS, /* up to 1 Mb/s */
|
|
|
|
};
|
|
|
|
|
2013-06-10 00:00:58 +02:00
|
|
|
/**
|
|
|
|
* struct i2c_vendor_data - per-vendor variations
|
|
|
|
* @has_mtdws: variant has the MTDWS bit
|
|
|
|
* @fifodepth: variant FIFO depth
|
|
|
|
*/
|
|
|
|
struct i2c_vendor_data {
|
|
|
|
bool has_mtdws;
|
|
|
|
u32 fifodepth;
|
|
|
|
};
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
enum i2c_status {
|
|
|
|
I2C_NOP,
|
|
|
|
I2C_ON_GOING,
|
|
|
|
I2C_OK,
|
|
|
|
I2C_ABORT
|
|
|
|
};
|
|
|
|
|
|
|
|
/* operation */
|
|
|
|
enum i2c_operation {
|
|
|
|
I2C_NO_OPERATION = 0xff,
|
|
|
|
I2C_WRITE = 0x00,
|
|
|
|
I2C_READ = 0x01
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct i2c_nmk_client - client specific data
|
|
|
|
* @slave_adr: 7-bit slave address
|
2011-03-31 03:57:33 +02:00
|
|
|
* @count: no. bytes to be transferred
|
2010-02-01 15:14:54 +01:00
|
|
|
* @buffer: client data buffer
|
2011-03-31 03:57:33 +02:00
|
|
|
* @xfer_bytes: bytes transferred till now
|
2010-02-01 15:14:54 +01:00
|
|
|
* @operation: current I2C operation
|
|
|
|
*/
|
|
|
|
struct i2c_nmk_client {
|
|
|
|
unsigned short slave_adr;
|
|
|
|
unsigned long count;
|
|
|
|
unsigned char *buffer;
|
|
|
|
unsigned long xfer_bytes;
|
|
|
|
enum i2c_operation operation;
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
2011-10-20 18:23:01 +02:00
|
|
|
* struct nmk_i2c_dev - private data structure of the controller.
|
2013-06-10 00:00:58 +02:00
|
|
|
* @vendor: vendor data for this variant.
|
2012-06-11 22:56:38 +02:00
|
|
|
* @adev: parent amba device.
|
2011-10-20 18:23:01 +02:00
|
|
|
* @adap: corresponding I2C adapter.
|
|
|
|
* @irq: interrupt line for the controller.
|
|
|
|
* @virtbase: virtual io memory area.
|
|
|
|
* @clk: hardware i2c block clock.
|
|
|
|
* @cli: holder of client specific data.
|
2014-02-03 11:27:26 +01:00
|
|
|
* @clk_freq: clock frequency for the operation mode
|
|
|
|
* @tft: Tx FIFO Threshold in bytes
|
|
|
|
* @rft: Rx FIFO Threshold in bytes
|
|
|
|
* @timeout Slave response timeout (ms)
|
|
|
|
* @sm: speed mode
|
2011-10-20 18:23:01 +02:00
|
|
|
* @stop: stop condition.
|
|
|
|
* @xfer_complete: acknowledge completion for a I2C message.
|
|
|
|
* @result: controller propogated result.
|
2010-02-01 15:14:54 +01:00
|
|
|
*/
|
|
|
|
struct nmk_i2c_dev {
|
2013-06-10 00:00:58 +02:00
|
|
|
struct i2c_vendor_data *vendor;
|
2012-06-11 22:56:38 +02:00
|
|
|
struct amba_device *adev;
|
2011-10-20 18:23:01 +02:00
|
|
|
struct i2c_adapter adap;
|
|
|
|
int irq;
|
2010-02-01 15:14:54 +01:00
|
|
|
void __iomem *virtbase;
|
|
|
|
struct clk *clk;
|
|
|
|
struct i2c_nmk_client cli;
|
2014-02-03 11:27:26 +01:00
|
|
|
u32 clk_freq;
|
|
|
|
unsigned char tft;
|
|
|
|
unsigned char rft;
|
|
|
|
int timeout;
|
|
|
|
enum i2c_freq_mode sm;
|
2011-10-20 18:23:01 +02:00
|
|
|
int stop;
|
2010-02-01 15:14:54 +01:00
|
|
|
struct completion xfer_complete;
|
2011-10-20 18:23:01 +02:00
|
|
|
int result;
|
2010-02-01 15:14:54 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
/* controller's abort causes */
|
|
|
|
static const char *abort_causes[] = {
|
|
|
|
"no ack received after address transmission",
|
|
|
|
"no ack received during data phase",
|
|
|
|
"ack received after xmission of master code",
|
|
|
|
"master lost arbitration",
|
|
|
|
"slave restarts",
|
|
|
|
"slave reset",
|
|
|
|
"overflow, maxsize is 2047 bytes",
|
|
|
|
};
|
|
|
|
|
|
|
|
static inline void i2c_set_bit(void __iomem *reg, u32 mask)
|
|
|
|
{
|
|
|
|
writel(readl(reg) | mask, reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void i2c_clr_bit(void __iomem *reg, u32 mask)
|
|
|
|
{
|
|
|
|
writel(readl(reg) & ~mask, reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* flush_i2c_fifo() - This function flushes the I2C FIFO
|
|
|
|
* @dev: private data of I2C Driver
|
|
|
|
*
|
|
|
|
* This function flushes the I2C Tx and Rx FIFOs. It returns
|
|
|
|
* 0 on successful flushing of FIFO
|
|
|
|
*/
|
|
|
|
static int flush_i2c_fifo(struct nmk_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
#define LOOP_ATTEMPTS 10
|
|
|
|
int i;
|
|
|
|
unsigned long timeout;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* flush the transmit and receive FIFO. The flushing
|
|
|
|
* operation takes several cycles before to be completed.
|
|
|
|
* On the completion, the I2C internal logic clears these
|
|
|
|
* bits, until then no one must access Tx, Rx FIFO and
|
|
|
|
* should poll on these bits waiting for the completion.
|
|
|
|
*/
|
|
|
|
writel((I2C_CR_FTX | I2C_CR_FRX), dev->virtbase + I2C_CR);
|
|
|
|
|
|
|
|
for (i = 0; i < LOOP_ATTEMPTS; i++) {
|
2011-05-13 12:29:46 +02:00
|
|
|
timeout = jiffies + dev->adap.timeout;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
while (!time_after(jiffies, timeout)) {
|
|
|
|
if ((readl(dev->virtbase + I2C_CR) &
|
|
|
|
(I2C_CR_FTX | I2C_CR_FRX)) == 0)
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev,
|
2011-10-20 18:23:01 +02:00
|
|
|
"flushing operation timed out giving up after %d attempts",
|
|
|
|
LOOP_ATTEMPTS);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* disable_all_interrupts() - Disable all interrupts of this I2c Bus
|
|
|
|
* @dev: private data of I2C Driver
|
|
|
|
*/
|
|
|
|
static void disable_all_interrupts(struct nmk_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
u32 mask = IRQ_MASK(0);
|
|
|
|
writel(mask, dev->virtbase + I2C_IMSCR);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* clear_all_interrupts() - Clear all interrupts of I2C Controller
|
|
|
|
* @dev: private data of I2C Driver
|
|
|
|
*/
|
|
|
|
static void clear_all_interrupts(struct nmk_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
u32 mask;
|
|
|
|
mask = IRQ_MASK(I2C_CLEAR_ALL_INTS);
|
|
|
|
writel(mask, dev->virtbase + I2C_ICR);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* init_hw() - initialize the I2C hardware
|
|
|
|
* @dev: private data of I2C Driver
|
|
|
|
*/
|
|
|
|
static int init_hw(struct nmk_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
int stat;
|
|
|
|
|
|
|
|
stat = flush_i2c_fifo(dev);
|
|
|
|
if (stat)
|
2011-05-13 12:29:02 +02:00
|
|
|
goto exit;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/* disable the controller */
|
|
|
|
i2c_clr_bit(dev->virtbase + I2C_CR , I2C_CR_PE);
|
|
|
|
|
|
|
|
disable_all_interrupts(dev);
|
|
|
|
|
|
|
|
clear_all_interrupts(dev);
|
|
|
|
|
|
|
|
dev->cli.operation = I2C_NO_OPERATION;
|
|
|
|
|
2011-05-13 12:29:02 +02:00
|
|
|
exit:
|
|
|
|
return stat;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/* enable peripheral, master mode operation */
|
2011-10-20 18:23:01 +02:00
|
|
|
#define DEFAULT_I2C_REG_CR ((1 << 1) | I2C_CR_PE)
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* load_i2c_mcr_reg() - load the MCR register
|
|
|
|
* @dev: private data of controller
|
2012-06-25 14:26:07 +02:00
|
|
|
* @flags: message flags
|
2010-02-01 15:14:54 +01:00
|
|
|
*/
|
2012-06-25 14:26:07 +02:00
|
|
|
static u32 load_i2c_mcr_reg(struct nmk_i2c_dev *dev, u16 flags)
|
2010-02-01 15:14:54 +01:00
|
|
|
{
|
|
|
|
u32 mcr = 0;
|
2012-06-25 14:26:07 +02:00
|
|
|
unsigned short slave_adr_3msb_bits;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
mcr |= GEN_MASK(dev->cli.slave_adr, I2C_MCR_A7, 1);
|
|
|
|
|
2012-06-25 14:26:07 +02:00
|
|
|
if (unlikely(flags & I2C_M_TEN)) {
|
|
|
|
/* 10-bit address transaction */
|
|
|
|
mcr |= GEN_MASK(2, I2C_MCR_AM, 12);
|
|
|
|
/*
|
|
|
|
* Get the top 3 bits.
|
|
|
|
* EA10 represents extended address in MCR. This includes
|
|
|
|
* the extension (MSB bits) of the 7 bit address loaded
|
|
|
|
* in A7
|
|
|
|
*/
|
|
|
|
slave_adr_3msb_bits = (dev->cli.slave_adr >> 7) & 0x7;
|
|
|
|
|
|
|
|
mcr |= GEN_MASK(slave_adr_3msb_bits, I2C_MCR_EA10, 8);
|
|
|
|
} else {
|
|
|
|
/* 7-bit address transaction */
|
|
|
|
mcr |= GEN_MASK(1, I2C_MCR_AM, 12);
|
|
|
|
}
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
/* start byte procedure not applied */
|
|
|
|
mcr |= GEN_MASK(0, I2C_MCR_SB, 11);
|
|
|
|
|
|
|
|
/* check the operation, master read/write? */
|
|
|
|
if (dev->cli.operation == I2C_WRITE)
|
|
|
|
mcr |= GEN_MASK(I2C_WRITE, I2C_MCR_OP, 0);
|
|
|
|
else
|
|
|
|
mcr |= GEN_MASK(I2C_READ, I2C_MCR_OP, 0);
|
|
|
|
|
|
|
|
/* stop or repeated start? */
|
|
|
|
if (dev->stop)
|
|
|
|
mcr |= GEN_MASK(1, I2C_MCR_STOP, 14);
|
|
|
|
else
|
|
|
|
mcr &= ~(GEN_MASK(1, I2C_MCR_STOP, 14));
|
|
|
|
|
|
|
|
mcr |= GEN_MASK(dev->cli.count, I2C_MCR_LENGTH, 15);
|
|
|
|
|
|
|
|
return mcr;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* setup_i2c_controller() - setup the controller
|
|
|
|
* @dev: private data of controller
|
|
|
|
*/
|
|
|
|
static void setup_i2c_controller(struct nmk_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
u32 brcr1, brcr2;
|
|
|
|
u32 i2c_clk, div;
|
2013-11-28 23:11:45 +01:00
|
|
|
u32 ns;
|
|
|
|
u16 slsu;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
writel(0x0, dev->virtbase + I2C_CR);
|
|
|
|
writel(0x0, dev->virtbase + I2C_HSMCR);
|
|
|
|
writel(0x0, dev->virtbase + I2C_TFTR);
|
|
|
|
writel(0x0, dev->virtbase + I2C_RFTR);
|
|
|
|
writel(0x0, dev->virtbase + I2C_DMAR);
|
|
|
|
|
2013-11-28 23:11:45 +01:00
|
|
|
i2c_clk = clk_get_rate(dev->clk);
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
/*
|
|
|
|
* set the slsu:
|
|
|
|
*
|
|
|
|
* slsu defines the data setup time after SCL clock
|
2013-11-28 23:11:45 +01:00
|
|
|
* stretching in terms of i2c clk cycles + 1 (zero means
|
|
|
|
* "wait one cycle"), the needed setup time for the three
|
|
|
|
* modes are 250ns, 100ns, 10ns respectively.
|
|
|
|
*
|
|
|
|
* As the time for one cycle T in nanoseconds is
|
|
|
|
* T = (1/f) * 1000000000 =>
|
|
|
|
* slsu = cycles / (1000000000 / f) + 1
|
2010-02-01 15:14:54 +01:00
|
|
|
*/
|
2013-11-28 23:11:45 +01:00
|
|
|
ns = DIV_ROUND_UP_ULL(1000000000ULL, i2c_clk);
|
2014-02-03 11:27:26 +01:00
|
|
|
switch (dev->sm) {
|
2013-11-28 23:11:45 +01:00
|
|
|
case I2C_FREQ_MODE_FAST:
|
|
|
|
case I2C_FREQ_MODE_FAST_PLUS:
|
|
|
|
slsu = DIV_ROUND_UP(100, ns); /* Fast */
|
|
|
|
break;
|
|
|
|
case I2C_FREQ_MODE_HIGH_SPEED:
|
|
|
|
slsu = DIV_ROUND_UP(10, ns); /* High */
|
|
|
|
break;
|
|
|
|
case I2C_FREQ_MODE_STANDARD:
|
|
|
|
default:
|
|
|
|
slsu = DIV_ROUND_UP(250, ns); /* Standard */
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
slsu += 1;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2013-11-28 23:11:45 +01:00
|
|
|
dev_dbg(&dev->adev->dev, "calculated SLSU = %04x\n", slsu);
|
|
|
|
writel(slsu << 16, dev->virtbase + I2C_SCR);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The spec says, in case of std. mode the divider is
|
|
|
|
* 2 whereas it is 3 for fast and fastplus mode of
|
|
|
|
* operation. TODO - high speed support.
|
|
|
|
*/
|
2014-02-03 11:27:26 +01:00
|
|
|
div = (dev->clk_freq > 100000) ? 3 : 2;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/*
|
|
|
|
* generate the mask for baud rate counters. The controller
|
|
|
|
* has two baud rate counters. One is used for High speed
|
|
|
|
* operation, and the other is for std, fast mode, fast mode
|
|
|
|
* plus operation. Currently we do not supprt high speed mode
|
|
|
|
* so set brcr1 to 0.
|
|
|
|
*/
|
|
|
|
brcr1 = 0 << 16;
|
2014-02-03 11:27:26 +01:00
|
|
|
brcr2 = (i2c_clk/(dev->clk_freq * div)) & 0xffff;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/* set the baud rate counter register */
|
|
|
|
writel((brcr1 | brcr2), dev->virtbase + I2C_BRCR);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* set the speed mode. Currently we support
|
|
|
|
* only standard and fast mode of operation
|
2011-03-31 03:57:33 +02:00
|
|
|
* TODO - support for fast mode plus (up to 1Mb/s)
|
2010-02-01 15:14:54 +01:00
|
|
|
* and high speed (up to 3.4 Mb/s)
|
|
|
|
*/
|
2014-02-03 11:27:26 +01:00
|
|
|
if (dev->sm > I2C_FREQ_MODE_FAST) {
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev,
|
2011-10-20 18:23:01 +02:00
|
|
|
"do not support this mode defaulting to std. mode\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
brcr2 = i2c_clk/(100000 * 2) & 0xffff;
|
|
|
|
writel((brcr1 | brcr2), dev->virtbase + I2C_BRCR);
|
|
|
|
writel(I2C_FREQ_MODE_STANDARD << 4,
|
|
|
|
dev->virtbase + I2C_CR);
|
|
|
|
}
|
2014-02-03 11:27:26 +01:00
|
|
|
writel(dev->sm << 4, dev->virtbase + I2C_CR);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/* set the Tx and Rx FIFO threshold */
|
2014-02-03 11:27:26 +01:00
|
|
|
writel(dev->tft, dev->virtbase + I2C_TFTR);
|
|
|
|
writel(dev->rft, dev->virtbase + I2C_RFTR);
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* read_i2c() - Read from I2C client device
|
|
|
|
* @dev: private data of I2C Driver
|
2012-06-25 14:26:07 +02:00
|
|
|
* @flags: message flags
|
2010-02-01 15:14:54 +01:00
|
|
|
*
|
|
|
|
* This function reads from i2c client device when controller is in
|
|
|
|
* master mode. There is a completion timeout. If there is no transfer
|
|
|
|
* before timeout error is returned.
|
|
|
|
*/
|
2012-06-25 14:26:07 +02:00
|
|
|
static int read_i2c(struct nmk_i2c_dev *dev, u16 flags)
|
2010-02-01 15:14:54 +01:00
|
|
|
{
|
2015-02-08 13:34:43 +01:00
|
|
|
int status = 0;
|
2013-01-24 11:27:46 +01:00
|
|
|
u32 mcr, irq_mask;
|
2015-02-08 13:34:33 +01:00
|
|
|
unsigned long timeout;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2012-06-25 14:26:07 +02:00
|
|
|
mcr = load_i2c_mcr_reg(dev, flags);
|
2010-02-01 15:14:54 +01:00
|
|
|
writel(mcr, dev->virtbase + I2C_MCR);
|
|
|
|
|
|
|
|
/* load the current CR value */
|
|
|
|
writel(readl(dev->virtbase + I2C_CR) | DEFAULT_I2C_REG_CR,
|
|
|
|
dev->virtbase + I2C_CR);
|
|
|
|
|
|
|
|
/* enable the controller */
|
|
|
|
i2c_set_bit(dev->virtbase + I2C_CR, I2C_CR_PE);
|
|
|
|
|
|
|
|
init_completion(&dev->xfer_complete);
|
|
|
|
|
|
|
|
/* enable interrupts by setting the mask */
|
|
|
|
irq_mask = (I2C_IT_RXFNF | I2C_IT_RXFF |
|
|
|
|
I2C_IT_MAL | I2C_IT_BERR);
|
|
|
|
|
2013-06-10 00:00:58 +02:00
|
|
|
if (dev->stop || !dev->vendor->has_mtdws)
|
2010-02-01 15:14:54 +01:00
|
|
|
irq_mask |= I2C_IT_MTD;
|
|
|
|
else
|
|
|
|
irq_mask |= I2C_IT_MTDWS;
|
|
|
|
|
|
|
|
irq_mask = I2C_CLEAR_ALL_INTS & IRQ_MASK(irq_mask);
|
|
|
|
|
|
|
|
writel(readl(dev->virtbase + I2C_IMSCR) | irq_mask,
|
|
|
|
dev->virtbase + I2C_IMSCR);
|
|
|
|
|
2011-08-09 20:17:22 +02:00
|
|
|
timeout = wait_for_completion_timeout(
|
2011-05-13 12:29:46 +02:00
|
|
|
&dev->xfer_complete, dev->adap.timeout);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
if (timeout == 0) {
|
2011-05-13 12:30:53 +02:00
|
|
|
/* Controller timed out */
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "read from slave 0x%x timed out\n",
|
2011-05-13 12:29:55 +02:00
|
|
|
dev->cli.slave_adr);
|
2010-02-01 15:14:54 +01:00
|
|
|
status = -ETIMEDOUT;
|
|
|
|
}
|
|
|
|
return status;
|
|
|
|
}
|
|
|
|
|
2011-05-13 12:30:34 +02:00
|
|
|
static void fill_tx_fifo(struct nmk_i2c_dev *dev, int no_bytes)
|
|
|
|
{
|
|
|
|
int count;
|
|
|
|
|
|
|
|
for (count = (no_bytes - 2);
|
|
|
|
(count > 0) &&
|
|
|
|
(dev->cli.count != 0);
|
|
|
|
count--) {
|
|
|
|
/* write to the Tx FIFO */
|
|
|
|
writeb(*dev->cli.buffer,
|
|
|
|
dev->virtbase + I2C_TFR);
|
|
|
|
dev->cli.buffer++;
|
|
|
|
dev->cli.count--;
|
|
|
|
dev->cli.xfer_bytes++;
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
/**
|
|
|
|
* write_i2c() - Write data to I2C client.
|
|
|
|
* @dev: private data of I2C Driver
|
2012-06-25 14:26:07 +02:00
|
|
|
* @flags: message flags
|
2010-02-01 15:14:54 +01:00
|
|
|
*
|
|
|
|
* This function writes data to I2C client
|
|
|
|
*/
|
2012-06-25 14:26:07 +02:00
|
|
|
static int write_i2c(struct nmk_i2c_dev *dev, u16 flags)
|
2010-02-01 15:14:54 +01:00
|
|
|
{
|
|
|
|
u32 status = 0;
|
2013-01-24 11:27:46 +01:00
|
|
|
u32 mcr, irq_mask;
|
2015-02-08 13:34:33 +01:00
|
|
|
unsigned long timeout;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2012-06-25 14:26:07 +02:00
|
|
|
mcr = load_i2c_mcr_reg(dev, flags);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
writel(mcr, dev->virtbase + I2C_MCR);
|
|
|
|
|
|
|
|
/* load the current CR value */
|
|
|
|
writel(readl(dev->virtbase + I2C_CR) | DEFAULT_I2C_REG_CR,
|
|
|
|
dev->virtbase + I2C_CR);
|
|
|
|
|
|
|
|
/* enable the controller */
|
|
|
|
i2c_set_bit(dev->virtbase + I2C_CR , I2C_CR_PE);
|
|
|
|
|
|
|
|
init_completion(&dev->xfer_complete);
|
|
|
|
|
|
|
|
/* enable interrupts by settings the masks */
|
2011-05-13 12:30:34 +02:00
|
|
|
irq_mask = (I2C_IT_TXFOVR | I2C_IT_MAL | I2C_IT_BERR);
|
|
|
|
|
|
|
|
/* Fill the TX FIFO with transmit data */
|
|
|
|
fill_tx_fifo(dev, MAX_I2C_FIFO_THRESHOLD);
|
|
|
|
|
|
|
|
if (dev->cli.count != 0)
|
|
|
|
irq_mask |= I2C_IT_TXFNE;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/*
|
|
|
|
* check if we want to transfer a single or multiple bytes, if so
|
|
|
|
* set the MTDWS bit (Master Transaction Done Without Stop)
|
|
|
|
* to start repeated start operation
|
|
|
|
*/
|
2013-06-10 00:00:58 +02:00
|
|
|
if (dev->stop || !dev->vendor->has_mtdws)
|
2010-02-01 15:14:54 +01:00
|
|
|
irq_mask |= I2C_IT_MTD;
|
|
|
|
else
|
|
|
|
irq_mask |= I2C_IT_MTDWS;
|
|
|
|
|
|
|
|
irq_mask = I2C_CLEAR_ALL_INTS & IRQ_MASK(irq_mask);
|
|
|
|
|
|
|
|
writel(readl(dev->virtbase + I2C_IMSCR) | irq_mask,
|
|
|
|
dev->virtbase + I2C_IMSCR);
|
|
|
|
|
2011-08-09 20:17:22 +02:00
|
|
|
timeout = wait_for_completion_timeout(
|
2011-05-13 12:29:46 +02:00
|
|
|
&dev->xfer_complete, dev->adap.timeout);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
if (timeout == 0) {
|
2011-05-13 12:30:53 +02:00
|
|
|
/* Controller timed out */
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "write to slave 0x%x timed out\n",
|
2011-05-13 12:29:55 +02:00
|
|
|
dev->cli.slave_adr);
|
2010-02-01 15:14:54 +01:00
|
|
|
status = -ETIMEDOUT;
|
|
|
|
}
|
|
|
|
|
|
|
|
return status;
|
|
|
|
}
|
|
|
|
|
2011-05-13 12:31:01 +02:00
|
|
|
/**
|
|
|
|
* nmk_i2c_xfer_one() - transmit a single I2C message
|
|
|
|
* @dev: device with a message encoded into it
|
|
|
|
* @flags: message flags
|
|
|
|
*/
|
|
|
|
static int nmk_i2c_xfer_one(struct nmk_i2c_dev *dev, u16 flags)
|
|
|
|
{
|
|
|
|
int status;
|
|
|
|
|
|
|
|
if (flags & I2C_M_RD) {
|
|
|
|
/* read operation */
|
|
|
|
dev->cli.operation = I2C_READ;
|
2012-06-25 14:26:07 +02:00
|
|
|
status = read_i2c(dev, flags);
|
2011-05-13 12:31:01 +02:00
|
|
|
} else {
|
|
|
|
/* write operation */
|
|
|
|
dev->cli.operation = I2C_WRITE;
|
2012-06-25 14:26:07 +02:00
|
|
|
status = write_i2c(dev, flags);
|
2011-05-13 12:31:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
if (status || (dev->result)) {
|
|
|
|
u32 i2c_sr;
|
|
|
|
u32 cause;
|
|
|
|
|
|
|
|
i2c_sr = readl(dev->virtbase + I2C_SR);
|
|
|
|
/*
|
|
|
|
* Check if the controller I2C operation status
|
|
|
|
* is set to ABORT(11b).
|
|
|
|
*/
|
|
|
|
if (((i2c_sr >> 2) & 0x3) == 0x3) {
|
|
|
|
/* get the abort cause */
|
|
|
|
cause = (i2c_sr >> 4) & 0x7;
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "%s\n",
|
2011-10-20 18:23:01 +02:00
|
|
|
cause >= ARRAY_SIZE(abort_causes) ?
|
2011-05-13 12:31:01 +02:00
|
|
|
"unknown reason" :
|
|
|
|
abort_causes[cause]);
|
|
|
|
}
|
|
|
|
|
|
|
|
(void) init_hw(dev);
|
|
|
|
|
|
|
|
status = status ? status : dev->result;
|
|
|
|
}
|
|
|
|
|
|
|
|
return status;
|
|
|
|
}
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
/**
|
|
|
|
* nmk_i2c_xfer() - I2C transfer function used by kernel framework
|
2010-09-23 09:03:40 +02:00
|
|
|
* @i2c_adap: Adapter pointer to the controller
|
|
|
|
* @msgs: Pointer to data to be written.
|
|
|
|
* @num_msgs: Number of messages to be executed
|
2010-02-01 15:14:54 +01:00
|
|
|
*
|
|
|
|
* This is the function called by the generic kernel i2c_transfer()
|
|
|
|
* or i2c_smbus...() API calls. Note that this code is protected by the
|
|
|
|
* semaphore set in the kernel i2c_transfer() function.
|
|
|
|
*
|
|
|
|
* NOTE:
|
|
|
|
* READ TRANSFER : We impose a restriction of the first message to be the
|
2011-10-20 18:23:01 +02:00
|
|
|
* index message for any read transaction.
|
|
|
|
* - a no index is coded as '0',
|
|
|
|
* - 2byte big endian index is coded as '3'
|
|
|
|
* !!! msg[0].buf holds the actual index.
|
|
|
|
* This is compatible with generic messages of smbus emulator
|
|
|
|
* that send a one byte index.
|
|
|
|
* eg. a I2C transation to read 2 bytes from index 0
|
2010-02-01 15:14:54 +01:00
|
|
|
* idx = 0;
|
|
|
|
* msg[0].addr = client->addr;
|
|
|
|
* msg[0].flags = 0x0;
|
|
|
|
* msg[0].len = 1;
|
|
|
|
* msg[0].buf = &idx;
|
|
|
|
*
|
|
|
|
* msg[1].addr = client->addr;
|
|
|
|
* msg[1].flags = I2C_M_RD;
|
|
|
|
* msg[1].len = 2;
|
|
|
|
* msg[1].buf = rd_buff
|
|
|
|
* i2c_transfer(adap, msg, 2);
|
|
|
|
*
|
|
|
|
* WRITE TRANSFER : The I2C standard interface interprets all data as payload.
|
|
|
|
* If you want to emulate an SMBUS write transaction put the
|
|
|
|
* index as first byte(or first and second) in the payload.
|
|
|
|
* eg. a I2C transation to write 2 bytes from index 1
|
|
|
|
* wr_buff[0] = 0x1;
|
|
|
|
* wr_buff[1] = 0x23;
|
|
|
|
* wr_buff[2] = 0x46;
|
|
|
|
* msg[0].flags = 0x0;
|
|
|
|
* msg[0].len = 3;
|
|
|
|
* msg[0].buf = wr_buff;
|
|
|
|
* i2c_transfer(adap, msg, 1);
|
|
|
|
*
|
|
|
|
* To read or write a block of data (multiple bytes) using SMBUS emulation
|
|
|
|
* please use the i2c_smbus_read_i2c_block_data()
|
|
|
|
* or i2c_smbus_write_i2c_block_data() API
|
|
|
|
*/
|
|
|
|
static int nmk_i2c_xfer(struct i2c_adapter *i2c_adap,
|
|
|
|
struct i2c_msg msgs[], int num_msgs)
|
|
|
|
{
|
2014-02-17 16:20:41 +01:00
|
|
|
int status = 0;
|
2010-02-01 15:14:54 +01:00
|
|
|
int i;
|
|
|
|
struct nmk_i2c_dev *dev = i2c_get_adapdata(i2c_adap);
|
2011-05-13 12:30:23 +02:00
|
|
|
int j;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
pm_runtime_get_sync(&dev->adev->dev);
|
2011-05-13 12:29:02 +02:00
|
|
|
|
2011-05-13 12:31:01 +02:00
|
|
|
/* Attempt three times to send the message queue */
|
2011-05-13 12:30:23 +02:00
|
|
|
for (j = 0; j < 3; j++) {
|
|
|
|
/* setup the i2c controller */
|
|
|
|
setup_i2c_controller(dev);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2011-05-13 12:30:23 +02:00
|
|
|
for (i = 0; i < num_msgs; i++) {
|
|
|
|
dev->cli.slave_adr = msgs[i].addr;
|
|
|
|
dev->cli.buffer = msgs[i].buf;
|
|
|
|
dev->cli.count = msgs[i].len;
|
|
|
|
dev->stop = (i < (num_msgs - 1)) ? 0 : 1;
|
|
|
|
dev->result = 0;
|
|
|
|
|
2011-05-13 12:31:01 +02:00
|
|
|
status = nmk_i2c_xfer_one(dev, msgs[i].flags);
|
|
|
|
if (status != 0)
|
2011-05-13 12:30:23 +02:00
|
|
|
break;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
2011-05-13 12:30:23 +02:00
|
|
|
if (status == 0)
|
|
|
|
break;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
2011-05-13 12:29:02 +02:00
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
pm_runtime_put_sync(&dev->adev->dev);
|
2011-05-13 12:29:02 +02:00
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
/* return the no. messages processed */
|
|
|
|
if (status)
|
|
|
|
return status;
|
|
|
|
else
|
|
|
|
return num_msgs;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* disable_interrupts() - disable the interrupts
|
|
|
|
* @dev: private data of controller
|
2010-09-23 09:03:40 +02:00
|
|
|
* @irq: interrupt number
|
2010-02-01 15:14:54 +01:00
|
|
|
*/
|
|
|
|
static int disable_interrupts(struct nmk_i2c_dev *dev, u32 irq)
|
|
|
|
{
|
|
|
|
irq = IRQ_MASK(irq);
|
|
|
|
writel(readl(dev->virtbase + I2C_IMSCR) & ~(I2C_CLEAR_ALL_INTS & irq),
|
|
|
|
dev->virtbase + I2C_IMSCR);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* i2c_irq_handler() - interrupt routine
|
|
|
|
* @irq: interrupt number
|
|
|
|
* @arg: data passed to the handler
|
|
|
|
*
|
|
|
|
* This is the interrupt handler for the i2c driver. Currently
|
|
|
|
* it handles the major interrupts like Rx & Tx FIFO management
|
|
|
|
* interrupts, master transaction interrupts, arbitration and
|
|
|
|
* bus error interrupts. The rest of the interrupts are treated as
|
|
|
|
* unhandled.
|
|
|
|
*/
|
|
|
|
static irqreturn_t i2c_irq_handler(int irq, void *arg)
|
|
|
|
{
|
|
|
|
struct nmk_i2c_dev *dev = arg;
|
|
|
|
u32 tft, rft;
|
|
|
|
u32 count;
|
2013-01-24 11:27:46 +01:00
|
|
|
u32 misr, src;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
/* load Tx FIFO and Rx FIFO threshold values */
|
|
|
|
tft = readl(dev->virtbase + I2C_TFTR);
|
|
|
|
rft = readl(dev->virtbase + I2C_RFTR);
|
|
|
|
|
|
|
|
/* read interrupt status register */
|
|
|
|
misr = readl(dev->virtbase + I2C_MISR);
|
|
|
|
|
|
|
|
src = __ffs(misr);
|
|
|
|
switch ((1 << src)) {
|
|
|
|
|
|
|
|
/* Transmit FIFO nearly empty interrupt */
|
|
|
|
case I2C_IT_TXFNE:
|
|
|
|
{
|
|
|
|
if (dev->cli.operation == I2C_READ) {
|
|
|
|
/*
|
|
|
|
* in read operation why do we care for writing?
|
|
|
|
* so disable the Transmit FIFO interrupt
|
|
|
|
*/
|
|
|
|
disable_interrupts(dev, I2C_IT_TXFNE);
|
|
|
|
} else {
|
2011-05-13 12:30:34 +02:00
|
|
|
fill_tx_fifo(dev, (MAX_I2C_FIFO_THRESHOLD - tft));
|
2010-02-01 15:14:54 +01:00
|
|
|
/*
|
|
|
|
* if done, close the transfer by disabling the
|
|
|
|
* corresponding TXFNE interrupt
|
|
|
|
*/
|
|
|
|
if (dev->cli.count == 0)
|
|
|
|
disable_interrupts(dev, I2C_IT_TXFNE);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Rx FIFO nearly full interrupt.
|
|
|
|
* This is set when the numer of entries in Rx FIFO is
|
|
|
|
* greater or equal than the threshold value programmed
|
|
|
|
* in RFT
|
|
|
|
*/
|
|
|
|
case I2C_IT_RXFNF:
|
|
|
|
for (count = rft; count > 0; count--) {
|
|
|
|
/* Read the Rx FIFO */
|
|
|
|
*dev->cli.buffer = readb(dev->virtbase + I2C_RFR);
|
|
|
|
dev->cli.buffer++;
|
|
|
|
}
|
|
|
|
dev->cli.count -= rft;
|
|
|
|
dev->cli.xfer_bytes += rft;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* Rx FIFO full */
|
|
|
|
case I2C_IT_RXFF:
|
|
|
|
for (count = MAX_I2C_FIFO_THRESHOLD; count > 0; count--) {
|
|
|
|
*dev->cli.buffer = readb(dev->virtbase + I2C_RFR);
|
|
|
|
dev->cli.buffer++;
|
|
|
|
}
|
|
|
|
dev->cli.count -= MAX_I2C_FIFO_THRESHOLD;
|
|
|
|
dev->cli.xfer_bytes += MAX_I2C_FIFO_THRESHOLD;
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* Master Transaction Done with/without stop */
|
|
|
|
case I2C_IT_MTD:
|
|
|
|
case I2C_IT_MTDWS:
|
|
|
|
if (dev->cli.operation == I2C_READ) {
|
2010-04-27 07:01:08 +02:00
|
|
|
while (!(readl(dev->virtbase + I2C_RISR)
|
|
|
|
& I2C_IT_RXFE)) {
|
2010-02-01 15:14:54 +01:00
|
|
|
if (dev->cli.count == 0)
|
|
|
|
break;
|
|
|
|
*dev->cli.buffer =
|
|
|
|
readb(dev->virtbase + I2C_RFR);
|
|
|
|
dev->cli.buffer++;
|
|
|
|
dev->cli.count--;
|
|
|
|
dev->cli.xfer_bytes++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-05-13 12:30:42 +02:00
|
|
|
disable_all_interrupts(dev);
|
|
|
|
clear_all_interrupts(dev);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
if (dev->cli.count) {
|
2011-05-13 12:29:28 +02:00
|
|
|
dev->result = -EIO;
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev,
|
2011-10-20 18:23:01 +02:00
|
|
|
"%lu bytes still remain to be xfered\n",
|
|
|
|
dev->cli.count);
|
2010-02-01 15:14:54 +01:00
|
|
|
(void) init_hw(dev);
|
|
|
|
}
|
|
|
|
complete(&dev->xfer_complete);
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* Master Arbitration lost interrupt */
|
|
|
|
case I2C_IT_MAL:
|
2011-05-13 12:29:28 +02:00
|
|
|
dev->result = -EIO;
|
2010-02-01 15:14:54 +01:00
|
|
|
(void) init_hw(dev);
|
|
|
|
|
|
|
|
i2c_set_bit(dev->virtbase + I2C_ICR, I2C_IT_MAL);
|
|
|
|
complete(&dev->xfer_complete);
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Bus Error interrupt.
|
|
|
|
* This happens when an unexpected start/stop condition occurs
|
|
|
|
* during the transaction.
|
|
|
|
*/
|
|
|
|
case I2C_IT_BERR:
|
2011-05-13 12:29:28 +02:00
|
|
|
dev->result = -EIO;
|
2010-02-01 15:14:54 +01:00
|
|
|
/* get the status */
|
|
|
|
if (((readl(dev->virtbase + I2C_SR) >> 2) & 0x3) == I2C_ABORT)
|
|
|
|
(void) init_hw(dev);
|
|
|
|
|
|
|
|
i2c_set_bit(dev->virtbase + I2C_ICR, I2C_IT_BERR);
|
|
|
|
complete(&dev->xfer_complete);
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Tx FIFO overrun interrupt.
|
|
|
|
* This is set when a write operation in Tx FIFO is performed and
|
|
|
|
* the Tx FIFO is full.
|
|
|
|
*/
|
|
|
|
case I2C_IT_TXFOVR:
|
2011-05-13 12:29:28 +02:00
|
|
|
dev->result = -EIO;
|
2010-02-01 15:14:54 +01:00
|
|
|
(void) init_hw(dev);
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "Tx Fifo Over run\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
complete(&dev->xfer_complete);
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
/* unhandled interrupts by this driver - TODO*/
|
|
|
|
case I2C_IT_TXFE:
|
|
|
|
case I2C_IT_TXFF:
|
|
|
|
case I2C_IT_RXFE:
|
|
|
|
case I2C_IT_RFSR:
|
|
|
|
case I2C_IT_RFSE:
|
|
|
|
case I2C_IT_WTSR:
|
|
|
|
case I2C_IT_STD:
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "unhandled Interrupt\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
break;
|
|
|
|
default:
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&dev->adev->dev, "spurious Interrupt..\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2014-02-17 16:20:53 +01:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
static int nmk_i2c_suspend_late(struct device *dev)
|
2011-05-13 12:29:02 +02:00
|
|
|
{
|
2014-04-10 15:59:36 +02:00
|
|
|
int ret;
|
2013-01-24 09:47:22 +01:00
|
|
|
|
2014-04-10 15:59:36 +02:00
|
|
|
ret = pm_runtime_force_suspend(dev);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
pinctrl_pm_select_sleep_state(dev);
|
2011-05-13 12:30:07 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-02-17 16:20:53 +01:00
|
|
|
static int nmk_i2c_resume_early(struct device *dev)
|
2011-05-13 12:30:07 +02:00
|
|
|
{
|
2014-04-10 15:59:36 +02:00
|
|
|
return pm_runtime_force_resume(dev);
|
2011-05-13 12:29:02 +02:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2014-02-17 16:20:41 +01:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
static int nmk_i2c_runtime_suspend(struct device *dev)
|
|
|
|
{
|
|
|
|
struct amba_device *adev = to_amba_device(dev);
|
|
|
|
struct nmk_i2c_dev *nmk_i2c = amba_get_drvdata(adev);
|
|
|
|
|
|
|
|
clk_disable_unprepare(nmk_i2c->clk);
|
|
|
|
pinctrl_pm_select_idle_state(dev);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int nmk_i2c_runtime_resume(struct device *dev)
|
|
|
|
{
|
|
|
|
struct amba_device *adev = to_amba_device(dev);
|
|
|
|
struct nmk_i2c_dev *nmk_i2c = amba_get_drvdata(adev);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = clk_prepare_enable(nmk_i2c->clk);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(dev, "can't prepare_enable clock\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
pinctrl_pm_select_default_state(dev);
|
|
|
|
|
|
|
|
ret = init_hw(nmk_i2c);
|
|
|
|
if (ret) {
|
|
|
|
clk_disable_unprepare(nmk_i2c->clk);
|
|
|
|
pinctrl_pm_select_idle_state(dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-05-13 12:30:07 +02:00
|
|
|
static const struct dev_pm_ops nmk_i2c_pm = {
|
2014-02-17 16:20:53 +01:00
|
|
|
SET_LATE_SYSTEM_SLEEP_PM_OPS(nmk_i2c_suspend_late, nmk_i2c_resume_early)
|
2014-12-04 00:34:11 +01:00
|
|
|
SET_RUNTIME_PM_OPS(nmk_i2c_runtime_suspend,
|
2014-02-17 16:20:41 +01:00
|
|
|
nmk_i2c_runtime_resume,
|
|
|
|
NULL)
|
2011-05-13 12:30:07 +02:00
|
|
|
};
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
static unsigned int nmk_i2c_functionality(struct i2c_adapter *adap)
|
|
|
|
{
|
2012-06-25 14:26:07 +02:00
|
|
|
return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL | I2C_FUNC_10BIT_ADDR;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static const struct i2c_algorithm nmk_i2c_algo = {
|
|
|
|
.master_xfer = nmk_i2c_xfer,
|
|
|
|
.functionality = nmk_i2c_functionality
|
|
|
|
};
|
|
|
|
|
2012-08-06 12:09:57 +02:00
|
|
|
static void nmk_i2c_of_probe(struct device_node *np,
|
2014-02-03 11:27:26 +01:00
|
|
|
struct nmk_i2c_dev *nmk)
|
2012-08-06 12:09:57 +02:00
|
|
|
{
|
2014-02-03 11:27:26 +01:00
|
|
|
/* Default to 100 kHz if no frequency is given in the node */
|
|
|
|
if (of_property_read_u32(np, "clock-frequency", &nmk->clk_freq))
|
|
|
|
nmk->clk_freq = 100000;
|
2012-08-06 12:09:57 +02:00
|
|
|
|
|
|
|
/* This driver only supports 'standard' and 'fast' modes of operation. */
|
2014-02-03 11:27:26 +01:00
|
|
|
if (nmk->clk_freq <= 100000)
|
|
|
|
nmk->sm = I2C_FREQ_MODE_STANDARD;
|
2012-08-06 12:09:57 +02:00
|
|
|
else
|
2014-02-03 11:27:26 +01:00
|
|
|
nmk->sm = I2C_FREQ_MODE_FAST;
|
|
|
|
nmk->tft = 1; /* Tx FIFO threshold */
|
|
|
|
nmk->rft = 8; /* Rx FIFO threshold */
|
|
|
|
nmk->timeout = 200; /* Slave response timeout(ms) */
|
2012-08-06 12:09:57 +02:00
|
|
|
}
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
static int nmk_i2c_probe(struct amba_device *adev, const struct amba_id *id)
|
2010-02-01 15:14:54 +01:00
|
|
|
{
|
|
|
|
int ret = 0;
|
2012-08-06 12:09:57 +02:00
|
|
|
struct device_node *np = adev->dev.of_node;
|
2010-02-01 15:14:54 +01:00
|
|
|
struct nmk_i2c_dev *dev;
|
|
|
|
struct i2c_adapter *adap;
|
2013-06-10 00:00:58 +02:00
|
|
|
struct i2c_vendor_data *vendor = id->data;
|
|
|
|
u32 max_fifo_threshold = (vendor->fifodepth / 2) - 1;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2014-02-18 23:35:44 +01:00
|
|
|
dev = devm_kzalloc(&adev->dev, sizeof(struct nmk_i2c_dev), GFP_KERNEL);
|
2010-02-01 15:14:54 +01:00
|
|
|
if (!dev) {
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&adev->dev, "cannot allocate memory\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err_no_mem;
|
|
|
|
}
|
2013-06-10 00:00:58 +02:00
|
|
|
dev->vendor = vendor;
|
2012-06-11 22:56:38 +02:00
|
|
|
dev->adev = adev;
|
2014-02-03 11:27:26 +01:00
|
|
|
nmk_i2c_of_probe(np, dev);
|
|
|
|
|
|
|
|
if (dev->tft > max_fifo_threshold) {
|
|
|
|
dev_warn(&adev->dev, "requested TX FIFO threshold %u, adjusted down to %u\n",
|
|
|
|
dev->tft, max_fifo_threshold);
|
|
|
|
dev->tft = max_fifo_threshold;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev->rft > max_fifo_threshold) {
|
|
|
|
dev_warn(&adev->dev, "requested RX FIFO threshold %u, adjusted down to %u\n",
|
|
|
|
dev->rft, max_fifo_threshold);
|
|
|
|
dev->rft = max_fifo_threshold;
|
|
|
|
}
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
amba_set_drvdata(adev, dev);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2014-02-18 23:35:44 +01:00
|
|
|
dev->virtbase = devm_ioremap(&adev->dev, adev->res.start,
|
|
|
|
resource_size(&adev->res));
|
2014-04-10 16:19:29 +02:00
|
|
|
if (!dev->virtbase) {
|
2010-02-01 15:14:54 +01:00
|
|
|
ret = -ENOMEM;
|
2014-02-18 23:35:44 +01:00
|
|
|
goto err_no_mem;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
dev->irq = adev->irq[0];
|
2014-02-18 23:35:44 +01:00
|
|
|
ret = devm_request_irq(&adev->dev, dev->irq, i2c_irq_handler, 0,
|
2010-02-01 15:14:54 +01:00
|
|
|
DRIVER_NAME, dev);
|
|
|
|
if (ret) {
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&adev->dev, "cannot claim the irq %d\n", dev->irq);
|
2014-02-18 23:35:44 +01:00
|
|
|
goto err_no_mem;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
2014-02-18 23:35:44 +01:00
|
|
|
dev->clk = devm_clk_get(&adev->dev, NULL);
|
2010-02-01 15:14:54 +01:00
|
|
|
if (IS_ERR(dev->clk)) {
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_err(&adev->dev, "could not get i2c clock\n");
|
2010-02-01 15:14:54 +01:00
|
|
|
ret = PTR_ERR(dev->clk);
|
2014-02-18 23:35:44 +01:00
|
|
|
goto err_no_mem;
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
2014-02-17 16:20:41 +01:00
|
|
|
ret = clk_prepare_enable(dev->clk);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&adev->dev, "can't prepare_enable clock\n");
|
|
|
|
goto err_no_mem;
|
|
|
|
}
|
|
|
|
|
|
|
|
init_hw(dev);
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
adap = &dev->adap;
|
2012-08-06 12:09:57 +02:00
|
|
|
adap->dev.of_node = np;
|
2012-06-11 22:56:38 +02:00
|
|
|
adap->dev.parent = &adev->dev;
|
2014-07-10 13:46:28 +02:00
|
|
|
adap->owner = THIS_MODULE;
|
|
|
|
adap->class = I2C_CLASS_DEPRECATED;
|
|
|
|
adap->algo = &nmk_i2c_algo;
|
|
|
|
adap->timeout = msecs_to_jiffies(dev->timeout);
|
2010-11-30 16:59:29 +01:00
|
|
|
snprintf(adap->name, sizeof(adap->name),
|
2013-06-15 22:38:14 +02:00
|
|
|
"Nomadik I2C at %pR", &adev->res);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
i2c_set_adapdata(adap, dev);
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
dev_info(&adev->dev,
|
2011-10-20 18:23:01 +02:00
|
|
|
"initialize %s on virtual base %p\n",
|
|
|
|
adap->name, dev->virtbase);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2013-06-15 22:38:14 +02:00
|
|
|
ret = i2c_add_adapter(adap);
|
2016-08-09 13:36:17 +02:00
|
|
|
if (ret)
|
2014-02-17 16:20:41 +01:00
|
|
|
goto err_no_adap;
|
2010-02-01 15:14:54 +01:00
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
pm_runtime_put(&adev->dev);
|
|
|
|
|
2010-02-01 15:14:54 +01:00
|
|
|
return 0;
|
|
|
|
|
2014-02-17 16:20:41 +01:00
|
|
|
err_no_adap:
|
|
|
|
clk_disable_unprepare(dev->clk);
|
2010-02-01 15:14:54 +01:00
|
|
|
err_no_mem:
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-06-11 22:56:38 +02:00
|
|
|
static int nmk_i2c_remove(struct amba_device *adev)
|
2010-02-01 15:14:54 +01:00
|
|
|
{
|
2012-06-11 22:56:38 +02:00
|
|
|
struct resource *res = &adev->res;
|
|
|
|
struct nmk_i2c_dev *dev = amba_get_drvdata(adev);
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
i2c_del_adapter(&dev->adap);
|
|
|
|
flush_i2c_fifo(dev);
|
|
|
|
disable_all_interrupts(dev);
|
|
|
|
clear_all_interrupts(dev);
|
|
|
|
/* disable the controller */
|
|
|
|
i2c_clr_bit(dev->virtbase + I2C_CR, I2C_CR_PE);
|
2014-02-17 16:20:41 +01:00
|
|
|
clk_disable_unprepare(dev->clk);
|
2010-04-27 07:01:07 +02:00
|
|
|
if (res)
|
|
|
|
release_mem_region(res->start, resource_size(res));
|
2010-02-01 15:14:54 +01:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-06-10 00:00:58 +02:00
|
|
|
static struct i2c_vendor_data vendor_stn8815 = {
|
|
|
|
.has_mtdws = false,
|
|
|
|
.fifodepth = 16, /* Guessed from TFTR/RFTR = 7 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct i2c_vendor_data vendor_db8500 = {
|
|
|
|
.has_mtdws = true,
|
|
|
|
.fifodepth = 32, /* Guessed from TFTR/RFTR = 15 */
|
|
|
|
};
|
|
|
|
|
2017-08-23 19:20:50 +02:00
|
|
|
static const struct amba_id nmk_i2c_ids[] = {
|
2012-06-11 22:56:38 +02:00
|
|
|
{
|
|
|
|
.id = 0x00180024,
|
|
|
|
.mask = 0x00ffffff,
|
2013-06-10 00:00:58 +02:00
|
|
|
.data = &vendor_stn8815,
|
2012-06-11 22:56:38 +02:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.id = 0x00380024,
|
|
|
|
.mask = 0x00ffffff,
|
2013-06-10 00:00:58 +02:00
|
|
|
.data = &vendor_db8500,
|
2012-06-11 22:56:38 +02:00
|
|
|
},
|
|
|
|
{},
|
|
|
|
};
|
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE(amba, nmk_i2c_ids);
|
|
|
|
|
|
|
|
static struct amba_driver nmk_i2c_driver = {
|
|
|
|
.drv = {
|
2010-02-01 15:14:54 +01:00
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.name = DRIVER_NAME,
|
2011-05-13 12:30:07 +02:00
|
|
|
.pm = &nmk_i2c_pm,
|
2010-02-01 15:14:54 +01:00
|
|
|
},
|
2012-06-11 22:56:38 +02:00
|
|
|
.id_table = nmk_i2c_ids,
|
2010-02-01 15:14:54 +01:00
|
|
|
.probe = nmk_i2c_probe,
|
2012-06-11 22:56:38 +02:00
|
|
|
.remove = nmk_i2c_remove,
|
2010-02-01 15:14:54 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
static int __init nmk_i2c_init(void)
|
|
|
|
{
|
2012-06-11 22:56:38 +02:00
|
|
|
return amba_driver_register(&nmk_i2c_driver);
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit nmk_i2c_exit(void)
|
|
|
|
{
|
2012-06-11 22:56:38 +02:00
|
|
|
amba_driver_unregister(&nmk_i2c_driver);
|
2010-02-01 15:14:54 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
subsys_initcall(nmk_i2c_init);
|
|
|
|
module_exit(nmk_i2c_exit);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Sachin Verma, Srinidhi KASAGAR");
|
|
|
|
MODULE_DESCRIPTION("Nomadik/Ux500 I2C driver");
|
|
|
|
MODULE_LICENSE("GPL");
|