2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mach-integrator/core.c
|
|
|
|
*
|
|
|
|
* Copyright (C) 2000-2003 Deep Blue Solutions Ltd
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2, as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/interrupt.h>
|
2006-07-01 23:32:32 +02:00
|
|
|
#include <linux/irq.h>
|
2010-05-22 20:47:18 +02:00
|
|
|
#include <linux/memblock.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <linux/sched.h>
|
2005-06-18 11:15:46 +02:00
|
|
|
#include <linux/smp.h>
|
2006-03-27 00:13:39 +02:00
|
|
|
#include <linux/termios.h>
|
2006-01-07 14:52:45 +01:00
|
|
|
#include <linux/amba/bus.h>
|
2006-03-27 00:13:39 +02:00
|
|
|
#include <linux/amba/serial.h>
|
2008-09-06 13:10:45 +02:00
|
|
|
#include <linux/io.h>
|
2010-11-17 10:04:33 +01:00
|
|
|
#include <linux/clkdev.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2008-08-05 17:14:15 +02:00
|
|
|
#include <mach/hardware.h>
|
2010-01-14 20:59:37 +01:00
|
|
|
#include <mach/platform.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <asm/irq.h>
|
2008-08-05 17:14:15 +02:00
|
|
|
#include <mach/cm.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
#include <asm/system.h>
|
|
|
|
#include <asm/leds.h>
|
|
|
|
#include <asm/mach/time.h>
|
2010-05-22 19:18:57 +02:00
|
|
|
#include <asm/pgtable.h>
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-03-27 00:13:39 +02:00
|
|
|
static struct amba_pl010_data integrator_uart_data;
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
static struct amba_device rtc_device = {
|
|
|
|
.dev = {
|
2009-01-06 19:44:43 +01:00
|
|
|
.init_name = "mb:15",
|
2005-04-17 00:20:36 +02:00
|
|
|
},
|
|
|
|
.res = {
|
|
|
|
.start = INTEGRATOR_RTC_BASE,
|
|
|
|
.end = INTEGRATOR_RTC_BASE + SZ_4K - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
.irq = { IRQ_RTCINT, NO_IRQ },
|
|
|
|
.periphid = 0x00041030,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct amba_device uart0_device = {
|
|
|
|
.dev = {
|
2009-01-06 19:44:43 +01:00
|
|
|
.init_name = "mb:16",
|
2006-03-27 00:13:39 +02:00
|
|
|
.platform_data = &integrator_uart_data,
|
2005-04-17 00:20:36 +02:00
|
|
|
},
|
|
|
|
.res = {
|
|
|
|
.start = INTEGRATOR_UART0_BASE,
|
|
|
|
.end = INTEGRATOR_UART0_BASE + SZ_4K - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
.irq = { IRQ_UARTINT0, NO_IRQ },
|
|
|
|
.periphid = 0x0041010,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct amba_device uart1_device = {
|
|
|
|
.dev = {
|
2009-01-06 19:44:43 +01:00
|
|
|
.init_name = "mb:17",
|
2006-03-27 00:13:39 +02:00
|
|
|
.platform_data = &integrator_uart_data,
|
2005-04-17 00:20:36 +02:00
|
|
|
},
|
|
|
|
.res = {
|
|
|
|
.start = INTEGRATOR_UART1_BASE,
|
|
|
|
.end = INTEGRATOR_UART1_BASE + SZ_4K - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
.irq = { IRQ_UARTINT1, NO_IRQ },
|
|
|
|
.periphid = 0x0041010,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct amba_device kmi0_device = {
|
|
|
|
.dev = {
|
2009-01-06 19:44:43 +01:00
|
|
|
.init_name = "mb:18",
|
2005-04-17 00:20:36 +02:00
|
|
|
},
|
|
|
|
.res = {
|
|
|
|
.start = KMI0_BASE,
|
|
|
|
.end = KMI0_BASE + SZ_4K - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
.irq = { IRQ_KMIINT0, NO_IRQ },
|
|
|
|
.periphid = 0x00041050,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct amba_device kmi1_device = {
|
|
|
|
.dev = {
|
2009-01-06 19:44:43 +01:00
|
|
|
.init_name = "mb:19",
|
2005-04-17 00:20:36 +02:00
|
|
|
},
|
|
|
|
.res = {
|
|
|
|
.start = KMI1_BASE,
|
|
|
|
.end = KMI1_BASE + SZ_4K - 1,
|
|
|
|
.flags = IORESOURCE_MEM,
|
|
|
|
},
|
|
|
|
.irq = { IRQ_KMIINT1, NO_IRQ },
|
|
|
|
.periphid = 0x00041050,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct amba_device *amba_devs[] __initdata = {
|
|
|
|
&rtc_device,
|
|
|
|
&uart0_device,
|
|
|
|
&uart1_device,
|
|
|
|
&kmi0_device,
|
|
|
|
&kmi1_device,
|
|
|
|
};
|
|
|
|
|
2008-11-08 21:08:08 +01:00
|
|
|
/*
|
|
|
|
* These are fixed clocks.
|
|
|
|
*/
|
|
|
|
static struct clk clk24mhz = {
|
|
|
|
.rate = 24000000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk uartclk = {
|
|
|
|
.rate = 14745600,
|
|
|
|
};
|
|
|
|
|
2010-07-15 12:01:17 +02:00
|
|
|
static struct clk dummy_apb_pclk;
|
|
|
|
|
2009-05-18 18:26:08 +02:00
|
|
|
static struct clk_lookup lookups[] = {
|
2010-07-15 12:01:17 +02:00
|
|
|
{ /* Bus clock */
|
|
|
|
.con_id = "apb_pclk",
|
|
|
|
.clk = &dummy_apb_pclk,
|
|
|
|
}, { /* UART0 */
|
2008-11-08 21:08:08 +01:00
|
|
|
.dev_id = "mb:16",
|
|
|
|
.clk = &uartclk,
|
|
|
|
}, { /* UART1 */
|
|
|
|
.dev_id = "mb:17",
|
|
|
|
.clk = &uartclk,
|
|
|
|
}, { /* KMI0 */
|
|
|
|
.dev_id = "mb:18",
|
|
|
|
.clk = &clk24mhz,
|
|
|
|
}, { /* KMI1 */
|
|
|
|
.dev_id = "mb:19",
|
|
|
|
.clk = &clk24mhz,
|
|
|
|
}, { /* MMCI - IntegratorCP */
|
|
|
|
.dev_id = "mb:1c",
|
|
|
|
.clk = &uartclk,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
static int __init integrator_init(void)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
2010-01-12 13:28:00 +01:00
|
|
|
clkdev_add_table(lookups, ARRAY_SIZE(lookups));
|
2008-11-08 21:08:08 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
|
|
|
|
struct amba_device *d = amba_devs[i];
|
|
|
|
amba_device_register(d, &iomem_resource);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
arch_initcall(integrator_init);
|
|
|
|
|
2006-03-27 00:13:39 +02:00
|
|
|
/*
|
|
|
|
* On the Integrator platform, the port RTS and DTR are provided by
|
|
|
|
* bits in the following SC_CTRLS register bits:
|
|
|
|
* RTS DTR
|
|
|
|
* UART0 7 6
|
|
|
|
* UART1 5 4
|
|
|
|
*/
|
2010-01-17 21:45:12 +01:00
|
|
|
#define SC_CTRLC IO_ADDRESS(INTEGRATOR_SC_CTRLC)
|
|
|
|
#define SC_CTRLS IO_ADDRESS(INTEGRATOR_SC_CTRLS)
|
2006-03-27 00:13:39 +02:00
|
|
|
|
|
|
|
static void integrator_uart_set_mctrl(struct amba_device *dev, void __iomem *base, unsigned int mctrl)
|
|
|
|
{
|
|
|
|
unsigned int ctrls = 0, ctrlc = 0, rts_mask, dtr_mask;
|
|
|
|
|
|
|
|
if (dev == &uart0_device) {
|
|
|
|
rts_mask = 1 << 4;
|
|
|
|
dtr_mask = 1 << 5;
|
|
|
|
} else {
|
|
|
|
rts_mask = 1 << 6;
|
|
|
|
dtr_mask = 1 << 7;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mctrl & TIOCM_RTS)
|
|
|
|
ctrlc |= rts_mask;
|
|
|
|
else
|
|
|
|
ctrls |= rts_mask;
|
|
|
|
|
|
|
|
if (mctrl & TIOCM_DTR)
|
|
|
|
ctrlc |= dtr_mask;
|
|
|
|
else
|
|
|
|
ctrls |= dtr_mask;
|
|
|
|
|
|
|
|
__raw_writel(ctrls, SC_CTRLS);
|
|
|
|
__raw_writel(ctrlc, SC_CTRLC);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct amba_pl010_data integrator_uart_data = {
|
|
|
|
.set_mctrl = integrator_uart_set_mctrl,
|
|
|
|
};
|
|
|
|
|
2010-01-17 21:45:12 +01:00
|
|
|
#define CM_CTRL IO_ADDRESS(INTEGRATOR_HDR_CTRL)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
static DEFINE_SPINLOCK(cm_lock);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cm_control - update the CM_CTRL register.
|
|
|
|
* @mask: bits to change
|
|
|
|
* @set: bits to set
|
|
|
|
*/
|
|
|
|
void cm_control(u32 mask, u32 set)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&cm_lock, flags);
|
|
|
|
val = readl(CM_CTRL) & ~mask;
|
|
|
|
writel(val | set, CM_CTRL);
|
|
|
|
spin_unlock_irqrestore(&cm_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
EXPORT_SYMBOL(cm_control);
|
2010-05-22 19:18:57 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* We need to stop things allocating the low memory; ideally we need a
|
|
|
|
* better implementation of GFP_DMA which does not assume that DMA-able
|
|
|
|
* memory starts at zero.
|
|
|
|
*/
|
|
|
|
void __init integrator_reserve(void)
|
|
|
|
{
|
2010-05-22 20:47:18 +02:00
|
|
|
memblock_reserve(PHYS_OFFSET, __pa(swapper_pg_dir) - PHYS_OFFSET);
|
2010-05-22 19:18:57 +02:00
|
|
|
}
|