2006-08-30 00:12:40 +02:00
|
|
|
/*
|
|
|
|
* pata_hpt3x3 - HPT3x3 driver
|
|
|
|
* (c) Copyright 2005-2006 Red Hat
|
|
|
|
*
|
|
|
|
* Was pata_hpt34x but the naming was confusing as it supported the
|
|
|
|
* 343 and 363 so it has been renamed.
|
|
|
|
*
|
|
|
|
* Based on:
|
|
|
|
* linux/drivers/ide/pci/hpt34x.c Version 0.40 Sept 10, 2002
|
|
|
|
* Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
|
|
|
|
*
|
|
|
|
* May be copied or modified under the terms of the GNU General Public
|
|
|
|
* License
|
|
|
|
*/
|
2006-08-31 06:03:49 +02:00
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "pata_hpt3x3"
|
2007-07-09 20:46:22 +02:00
|
|
|
#define DRV_VERSION "0.5.3"
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
/**
|
|
|
|
* hpt3x3_set_piomode - PIO setup
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: device on the interface
|
|
|
|
*
|
|
|
|
* Set our PIO requirements. This is fairly simple on the HPT3x3 as
|
|
|
|
* all we have to do is clear the MWDMA and UDMA bits then load the
|
|
|
|
* mode number.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void hpt3x3_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
u32 r1, r2;
|
|
|
|
int dn = 2 * ap->port_no + adev->devno;
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0x44, &r1);
|
|
|
|
pci_read_config_dword(pdev, 0x48, &r2);
|
|
|
|
/* Load the PIO timing number */
|
|
|
|
r1 &= ~(7 << (3 * dn));
|
|
|
|
r1 |= (adev->pio_mode - XFER_PIO_0) << (3 * dn);
|
|
|
|
r2 &= ~(0x11 << dn); /* Clear MWDMA and UDMA bits */
|
|
|
|
|
|
|
|
pci_write_config_dword(pdev, 0x44, r1);
|
|
|
|
pci_write_config_dword(pdev, 0x48, r2);
|
|
|
|
}
|
|
|
|
|
2007-07-11 03:36:13 +02:00
|
|
|
#if defined(CONFIG_PATA_HPT3X3_DMA)
|
2006-08-30 00:12:40 +02:00
|
|
|
/**
|
|
|
|
* hpt3x3_set_dmamode - DMA timing setup
|
|
|
|
* @ap: ATA interface
|
|
|
|
* @adev: Device being configured
|
|
|
|
*
|
|
|
|
* Set up the channel for MWDMA or UDMA modes. Much the same as with
|
|
|
|
* PIO, load the mode number and then set MWDMA or UDMA flag.
|
2007-07-09 20:46:22 +02:00
|
|
|
*
|
|
|
|
* 0x44 : bit 0-2 master mode, 3-5 slave mode, etc
|
|
|
|
* 0x48 : bit 4/0 DMA/UDMA bit 5/1 for slave etc
|
2006-08-30 00:12:40 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
static void hpt3x3_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
u32 r1, r2;
|
|
|
|
int dn = 2 * ap->port_no + adev->devno;
|
|
|
|
int mode_num = adev->dma_mode & 0x0F;
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0x44, &r1);
|
|
|
|
pci_read_config_dword(pdev, 0x48, &r2);
|
|
|
|
/* Load the timing number */
|
|
|
|
r1 &= ~(7 << (3 * dn));
|
|
|
|
r1 |= (mode_num << (3 * dn));
|
|
|
|
r2 &= ~(0x11 << dn); /* Clear MWDMA and UDMA bits */
|
|
|
|
|
|
|
|
if (adev->dma_mode >= XFER_UDMA_0)
|
2007-07-09 20:46:22 +02:00
|
|
|
r2 |= (0x10 << dn); /* Ultra mode */
|
2006-08-30 00:12:40 +02:00
|
|
|
else
|
2007-07-09 20:46:22 +02:00
|
|
|
r2 |= (0x01 << dn); /* MWDMA */
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
pci_write_config_dword(pdev, 0x44, r1);
|
|
|
|
pci_write_config_dword(pdev, 0x48, r2);
|
|
|
|
}
|
2007-07-11 03:36:13 +02:00
|
|
|
#endif /* CONFIG_PATA_HPT3X3_DMA */
|
2006-08-30 00:12:40 +02:00
|
|
|
|
2007-07-09 20:46:22 +02:00
|
|
|
/**
|
|
|
|
* hpt3x3_atapi_dma - ATAPI DMA check
|
|
|
|
* @qc: Queued command
|
|
|
|
*
|
|
|
|
* Just say no - we don't do ATAPI DMA
|
|
|
|
*/
|
|
|
|
|
|
|
|
static int hpt3x3_atapi_dma(struct ata_queued_cmd *qc)
|
|
|
|
{
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
static struct scsi_host_template hpt3x3_sht = {
|
|
|
|
.module = THIS_MODULE,
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.ioctl = ata_scsi_ioctl,
|
|
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
|
|
.sg_tablesize = LIBATA_MAX_PRD,
|
|
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
|
|
.emulated = ATA_SHT_EMULATED,
|
|
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
|
|
.proc_name = DRV_NAME,
|
|
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
|
|
.slave_configure = ata_scsi_slave_config,
|
2006-11-29 03:26:47 +01:00
|
|
|
.slave_destroy = ata_scsi_slave_destroy,
|
2006-08-30 00:12:40 +02:00
|
|
|
.bios_param = ata_std_bios_param,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_operations hpt3x3_port_ops = {
|
|
|
|
.set_piomode = hpt3x3_set_piomode,
|
2007-07-11 03:36:13 +02:00
|
|
|
#if defined(CONFIG_PATA_HPT3X3_DMA)
|
|
|
|
.set_dmamode = hpt3x3_set_dmamode,
|
|
|
|
#endif
|
2006-08-30 00:12:40 +02:00
|
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
2007-03-09 14:37:46 +01:00
|
|
|
.error_handler = ata_bmdma_error_handler,
|
2006-08-30 00:12:40 +02:00
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-03-09 14:37:46 +01:00
|
|
|
.cable_detect = ata_cable_40wire,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
2007-07-09 20:46:22 +02:00
|
|
|
.check_atapi_dma= hpt3x3_atapi_dma,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2006-09-27 11:41:13 +02:00
|
|
|
|
2007-02-01 07:06:36 +01:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
|
|
|
.irq_handler = ata_interrupt,
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 08:27:58 +01:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-30 00:12:40 +02:00
|
|
|
|
2007-08-22 23:55:41 +02:00
|
|
|
.port_start = ata_sff_port_start,
|
2006-08-30 00:12:40 +02:00
|
|
|
};
|
|
|
|
|
2006-11-27 17:25:51 +01:00
|
|
|
/**
|
|
|
|
* hpt3x3_init_chipset - chip setup
|
|
|
|
* @dev: PCI device
|
|
|
|
*
|
|
|
|
* Perform the setup required at boot and on resume.
|
|
|
|
*/
|
2006-12-11 17:14:06 +01:00
|
|
|
|
2006-11-27 17:25:51 +01:00
|
|
|
static void hpt3x3_init_chipset(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
u16 cmd;
|
|
|
|
/* Initialize the board */
|
|
|
|
pci_write_config_word(dev, 0x80, 0x00);
|
|
|
|
/* Check if it is a 343 or a 363. 363 has COMMAND_MEMORY set */
|
|
|
|
pci_read_config_word(dev, PCI_COMMAND, &cmd);
|
|
|
|
if (cmd & PCI_COMMAND_MEMORY)
|
|
|
|
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0xF0);
|
|
|
|
else
|
|
|
|
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x20);
|
|
|
|
}
|
|
|
|
|
2006-08-30 00:12:40 +02:00
|
|
|
/**
|
|
|
|
* hpt3x3_init_one - Initialise an HPT343/363
|
2007-07-09 20:46:22 +02:00
|
|
|
* @pdev: PCI device
|
2006-08-30 00:12:40 +02:00
|
|
|
* @id: Entry in match table
|
|
|
|
*
|
2007-07-09 20:46:22 +02:00
|
|
|
* Perform basic initialisation. We set the device up so we access all
|
|
|
|
* ports via BAR4. This is neccessary to work around errata.
|
2006-08-30 00:12:40 +02:00
|
|
|
*/
|
|
|
|
|
2007-07-09 20:46:22 +02:00
|
|
|
static int hpt3x3_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
|
2006-08-30 00:12:40 +02:00
|
|
|
{
|
2007-07-09 20:46:22 +02:00
|
|
|
static int printed_version;
|
2007-05-04 12:43:58 +02:00
|
|
|
static const struct ata_port_info info = {
|
2006-08-30 00:12:40 +02:00
|
|
|
.sht = &hpt3x3_sht,
|
2007-05-28 12:59:48 +02:00
|
|
|
.flags = ATA_FLAG_SLAVE_POSS,
|
2006-08-30 00:12:40 +02:00
|
|
|
.pio_mask = 0x1f,
|
2007-07-09 20:46:22 +02:00
|
|
|
#if defined(CONFIG_PATA_HPT3X3_DMA)
|
|
|
|
/* Further debug needed */
|
2006-08-30 00:12:40 +02:00
|
|
|
.mwdma_mask = 0x07,
|
|
|
|
.udma_mask = 0x07,
|
2007-07-09 20:46:22 +02:00
|
|
|
#endif
|
2006-08-30 00:12:40 +02:00
|
|
|
.port_ops = &hpt3x3_port_ops
|
|
|
|
};
|
2007-07-09 20:46:22 +02:00
|
|
|
/* Register offsets of taskfiles in BAR4 area */
|
|
|
|
static const u8 offset_cmd[2] = { 0x20, 0x28 };
|
|
|
|
static const u8 offset_ctl[2] = { 0x36, 0x3E };
|
2007-05-04 12:43:58 +02:00
|
|
|
const struct ata_port_info *ppi[] = { &info, NULL };
|
2007-07-09 20:46:22 +02:00
|
|
|
struct ata_host *host;
|
|
|
|
int i, rc;
|
|
|
|
void __iomem *base;
|
|
|
|
|
|
|
|
hpt3x3_init_chipset(pdev);
|
|
|
|
|
|
|
|
if (!printed_version++)
|
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
|
|
|
|
|
|
|
|
host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
|
|
|
|
if (!host)
|
|
|
|
return -ENOMEM;
|
|
|
|
/* acquire resources and fill host */
|
|
|
|
rc = pcim_enable_device(pdev);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
/* Everything is relative to BAR4 if we set up this way */
|
|
|
|
rc = pcim_iomap_regions(pdev, 1 << 4, DRV_NAME);
|
|
|
|
if (rc == -EBUSY)
|
|
|
|
pcim_pin_device(pdev);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
host->iomap = pcim_iomap_table(pdev);
|
|
|
|
rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
base = host->iomap[4]; /* Bus mastering base */
|
|
|
|
|
|
|
|
for (i = 0; i < host->n_ports; i++) {
|
|
|
|
struct ata_ioports *ioaddr = &host->ports[i]->ioaddr;
|
|
|
|
|
|
|
|
ioaddr->cmd_addr = base + offset_cmd[i];
|
|
|
|
ioaddr->altstatus_addr =
|
|
|
|
ioaddr->ctl_addr = base + offset_ctl[i];
|
|
|
|
ioaddr->scr_addr = NULL;
|
|
|
|
ata_std_ports(ioaddr);
|
|
|
|
ioaddr->bmdma_addr = base + 8 * i;
|
|
|
|
}
|
|
|
|
pci_set_master(pdev);
|
|
|
|
return ata_host_activate(host, pdev->irq, ata_interrupt, IRQF_SHARED,
|
|
|
|
&hpt3x3_sht);
|
2006-08-30 00:12:40 +02:00
|
|
|
}
|
|
|
|
|
2007-03-02 09:31:26 +01:00
|
|
|
#ifdef CONFIG_PM
|
2006-11-27 17:25:51 +01:00
|
|
|
static int hpt3x3_reinit_one(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
hpt3x3_init_chipset(dev);
|
|
|
|
return ata_pci_device_resume(dev);
|
|
|
|
}
|
2007-03-02 09:31:26 +01:00
|
|
|
#endif
|
2006-11-27 17:25:51 +01:00
|
|
|
|
2006-09-29 02:21:59 +02:00
|
|
|
static const struct pci_device_id hpt3x3[] = {
|
|
|
|
{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT343), },
|
|
|
|
|
|
|
|
{ },
|
2006-08-30 00:12:40 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver hpt3x3_pci_driver = {
|
2006-09-29 02:21:59 +02:00
|
|
|
.name = DRV_NAME,
|
2006-08-30 00:12:40 +02:00
|
|
|
.id_table = hpt3x3,
|
|
|
|
.probe = hpt3x3_init_one,
|
2006-11-27 17:25:51 +01:00
|
|
|
.remove = ata_pci_remove_one,
|
2007-03-02 09:31:26 +01:00
|
|
|
#ifdef CONFIG_PM
|
2006-11-27 17:25:51 +01:00
|
|
|
.suspend = ata_pci_device_suspend,
|
|
|
|
.resume = hpt3x3_reinit_one,
|
2007-03-02 09:31:26 +01:00
|
|
|
#endif
|
2006-08-30 00:12:40 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
static int __init hpt3x3_init(void)
|
|
|
|
{
|
|
|
|
return pci_register_driver(&hpt3x3_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static void __exit hpt3x3_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&hpt3x3_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Alan Cox");
|
|
|
|
MODULE_DESCRIPTION("low-level driver for the Highpoint HPT343/363");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, hpt3x3);
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|
|
|
|
module_init(hpt3x3_init);
|
|
|
|
module_exit(hpt3x3_exit);
|