i2c: mlxcpld: Add capability register description to documentation

It adds capability register description to documentation.

Signed-off-by: Michael Shych <michaelsh@mellanox.com>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
This commit is contained in:
Michael Shych 2018-03-27 14:01:26 +00:00 committed by Wolfram Sang
parent ae4aa68dd3
commit 27aaa8ad5a
1 changed files with 4 additions and 0 deletions

View File

@ -20,6 +20,10 @@ The next transaction types are supported:
- Write Byte/Block.
Registers:
CPBLTY 0x0 - capability reg.
Bits [6:5] - transaction length. b01 - 72B is supported,
36B in other case.
Bit 7 - SMBus block read support.
CTRL 0x1 - control reg.
Resets all the registers.
HALF_CYC 0x4 - cycle reg.