agp/intel: Add support for new chipsets
Both desktop and mobile versions are added. Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com> Signed-off-by: Eric Anholt <eric@anholt.net>
This commit is contained in:
parent
b962442e46
commit
32cb055b57
|
@ -46,6 +46,10 @@
|
||||||
#define PCI_DEVICE_ID_INTEL_G45_IG 0x2E22
|
#define PCI_DEVICE_ID_INTEL_G45_IG 0x2E22
|
||||||
#define PCI_DEVICE_ID_INTEL_G41_HB 0x2E30
|
#define PCI_DEVICE_ID_INTEL_G41_HB 0x2E30
|
||||||
#define PCI_DEVICE_ID_INTEL_G41_IG 0x2E32
|
#define PCI_DEVICE_ID_INTEL_G41_IG 0x2E32
|
||||||
|
#define PCI_DEVICE_ID_INTEL_IGDNG_D_HB 0x0040
|
||||||
|
#define PCI_DEVICE_ID_INTEL_IGDNG_D_IG 0x0042
|
||||||
|
#define PCI_DEVICE_ID_INTEL_IGDNG_M_HB 0x0044
|
||||||
|
#define PCI_DEVICE_ID_INTEL_IGDNG_M_IG 0x0046
|
||||||
|
|
||||||
/* cover 915 and 945 variants */
|
/* cover 915 and 945 variants */
|
||||||
#define IS_I915 (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_E7221_HB || \
|
#define IS_I915 (agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_E7221_HB || \
|
||||||
|
@ -75,7 +79,9 @@
|
||||||
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_Q45_HB || \
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_Q45_HB || \
|
||||||
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G45_HB || \
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G45_HB || \
|
||||||
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_GM45_HB || \
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_GM45_HB || \
|
||||||
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G41_HB)
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_G41_HB || \
|
||||||
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDNG_D_HB || \
|
||||||
|
agp_bridge->dev->device == PCI_DEVICE_ID_INTEL_IGDNG_M_HB)
|
||||||
|
|
||||||
extern int agp_memory_reserved;
|
extern int agp_memory_reserved;
|
||||||
|
|
||||||
|
@ -1211,6 +1217,8 @@ static void intel_i965_get_gtt_range(int *gtt_offset, int *gtt_size)
|
||||||
case PCI_DEVICE_ID_INTEL_Q45_HB:
|
case PCI_DEVICE_ID_INTEL_Q45_HB:
|
||||||
case PCI_DEVICE_ID_INTEL_G45_HB:
|
case PCI_DEVICE_ID_INTEL_G45_HB:
|
||||||
case PCI_DEVICE_ID_INTEL_G41_HB:
|
case PCI_DEVICE_ID_INTEL_G41_HB:
|
||||||
|
case PCI_DEVICE_ID_INTEL_IGDNG_D_HB:
|
||||||
|
case PCI_DEVICE_ID_INTEL_IGDNG_M_HB:
|
||||||
*gtt_offset = *gtt_size = MB(2);
|
*gtt_offset = *gtt_size = MB(2);
|
||||||
break;
|
break;
|
||||||
default:
|
default:
|
||||||
|
@ -2186,6 +2194,10 @@ static const struct intel_driver_description {
|
||||||
"G45/G43", NULL, &intel_i965_driver },
|
"G45/G43", NULL, &intel_i965_driver },
|
||||||
{ PCI_DEVICE_ID_INTEL_G41_HB, PCI_DEVICE_ID_INTEL_G41_IG, 0,
|
{ PCI_DEVICE_ID_INTEL_G41_HB, PCI_DEVICE_ID_INTEL_G41_IG, 0,
|
||||||
"G41", NULL, &intel_i965_driver },
|
"G41", NULL, &intel_i965_driver },
|
||||||
|
{ PCI_DEVICE_ID_INTEL_IGDNG_D_HB, PCI_DEVICE_ID_INTEL_IGDNG_D_IG, 0,
|
||||||
|
"IGDNG/D", NULL, &intel_i965_driver },
|
||||||
|
{ PCI_DEVICE_ID_INTEL_IGDNG_M_HB, PCI_DEVICE_ID_INTEL_IGDNG_M_IG, 0,
|
||||||
|
"IGDNG/M", NULL, &intel_i965_driver },
|
||||||
{ 0, 0, 0, NULL, NULL, NULL }
|
{ 0, 0, 0, NULL, NULL, NULL }
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -2387,6 +2399,8 @@ static struct pci_device_id agp_intel_pci_table[] = {
|
||||||
ID(PCI_DEVICE_ID_INTEL_Q45_HB),
|
ID(PCI_DEVICE_ID_INTEL_Q45_HB),
|
||||||
ID(PCI_DEVICE_ID_INTEL_G45_HB),
|
ID(PCI_DEVICE_ID_INTEL_G45_HB),
|
||||||
ID(PCI_DEVICE_ID_INTEL_G41_HB),
|
ID(PCI_DEVICE_ID_INTEL_G41_HB),
|
||||||
|
ID(PCI_DEVICE_ID_INTEL_IGDNG_D_HB),
|
||||||
|
ID(PCI_DEVICE_ID_INTEL_IGDNG_M_HB),
|
||||||
{ }
|
{ }
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue