drm/amd/powerplay: correct UVD/VCE/VCN power status retrieval
VCN should be used for Vega20 later ASICs while UVD and VCE are for previous ASICs. Signed-off-by: Evan Quan <evan.quan@amd.com> Reviewed-by: Kenneth Feng <kenneth.feng@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
a3ebbdb95f
commit
6dee4829cf
|
@ -3075,28 +3075,44 @@ static int amdgpu_debugfs_pm_info_pp(struct seq_file *m, struct amdgpu_device *a
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK, (void *)&value64, &size))
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK, (void *)&value64, &size))
|
||||||
seq_printf(m, "SMC Feature Mask: 0x%016llx\n", value64);
|
seq_printf(m, "SMC Feature Mask: 0x%016llx\n", value64);
|
||||||
|
|
||||||
/* UVD clocks */
|
if (adev->asic_type > CHIP_VEGA20) {
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_POWER, (void *)&value, &size)) {
|
/* VCN clocks */
|
||||||
if (!value) {
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VCN_POWER_STATE, (void *)&value, &size)) {
|
||||||
seq_printf(m, "UVD: Disabled\n");
|
if (!value) {
|
||||||
} else {
|
seq_printf(m, "VCN: Disabled\n");
|
||||||
seq_printf(m, "UVD: Enabled\n");
|
} else {
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_DCLK, (void *)&value, &size))
|
seq_printf(m, "VCN: Enabled\n");
|
||||||
seq_printf(m, "\t%u MHz (DCLK)\n", value/100);
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_DCLK, (void *)&value, &size))
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_VCLK, (void *)&value, &size))
|
seq_printf(m, "\t%u MHz (DCLK)\n", value/100);
|
||||||
seq_printf(m, "\t%u MHz (VCLK)\n", value/100);
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_VCLK, (void *)&value, &size))
|
||||||
|
seq_printf(m, "\t%u MHz (VCLK)\n", value/100);
|
||||||
|
}
|
||||||
}
|
}
|
||||||
}
|
seq_printf(m, "\n");
|
||||||
seq_printf(m, "\n");
|
} else {
|
||||||
|
/* UVD clocks */
|
||||||
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_POWER, (void *)&value, &size)) {
|
||||||
|
if (!value) {
|
||||||
|
seq_printf(m, "UVD: Disabled\n");
|
||||||
|
} else {
|
||||||
|
seq_printf(m, "UVD: Enabled\n");
|
||||||
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_DCLK, (void *)&value, &size))
|
||||||
|
seq_printf(m, "\t%u MHz (DCLK)\n", value/100);
|
||||||
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_UVD_VCLK, (void *)&value, &size))
|
||||||
|
seq_printf(m, "\t%u MHz (VCLK)\n", value/100);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
seq_printf(m, "\n");
|
||||||
|
|
||||||
/* VCE clocks */
|
/* VCE clocks */
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VCE_POWER, (void *)&value, &size)) {
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VCE_POWER, (void *)&value, &size)) {
|
||||||
if (!value) {
|
if (!value) {
|
||||||
seq_printf(m, "VCE: Disabled\n");
|
seq_printf(m, "VCE: Disabled\n");
|
||||||
} else {
|
} else {
|
||||||
seq_printf(m, "VCE: Enabled\n");
|
seq_printf(m, "VCE: Enabled\n");
|
||||||
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VCE_ECCLK, (void *)&value, &size))
|
if (!amdgpu_dpm_read_sensor(adev, AMDGPU_PP_SENSOR_VCE_ECCLK, (void *)&value, &size))
|
||||||
seq_printf(m, "\t%u MHz (ECCLK)\n", value/100);
|
seq_printf(m, "\t%u MHz (ECCLK)\n", value/100);
|
||||||
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue