reset: mediatek: Add MT2701 reset driver
In infrasys and perifsys, there are many reset control bits for kinds of modules. These bits are used as actual reset controllers to be registered into kernel's generic reset controller framework. Signed-off-by: Shunli Wang <shunli.wang@mediatek.com> Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Signed-off-by: Erin Lo <erin.lo@mediatek.com> Tested-by: John Crispin <blogic@openwrt.org> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:
parent
e986211827
commit
8c1ee96a2f
|
@ -58,14 +58,18 @@ static int clk_mt2701_hif_probe(struct platform_device *pdev)
|
|||
clk_data);
|
||||
|
||||
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
||||
if (r)
|
||||
if (r) {
|
||||
dev_err(&pdev->dev,
|
||||
"could not register clock provider: %s: %d\n",
|
||||
pdev->name, r);
|
||||
|
||||
return r;
|
||||
}
|
||||
|
||||
mtk_register_reset_controller(node, 1, 0x34);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct platform_driver clk_mt2701_hif_drv = {
|
||||
.probe = clk_mt2701_hif_probe,
|
||||
.driver = {
|
||||
|
|
|
@ -787,8 +787,12 @@ static int mtk_infrasys_init(struct platform_device *pdev)
|
|||
infra_clk_data);
|
||||
|
||||
r = of_clk_add_provider(node, of_clk_src_onecell_get, infra_clk_data);
|
||||
|
||||
if (r)
|
||||
return r;
|
||||
|
||||
mtk_register_reset_controller(node, 2, 0x30);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct mtk_gate_regs peri0_cg_regs = {
|
||||
|
@ -906,8 +910,12 @@ static int mtk_pericfg_init(struct platform_device *pdev)
|
|||
&mt2701_clk_lock, clk_data);
|
||||
|
||||
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
||||
|
||||
if (r)
|
||||
return r;
|
||||
|
||||
mtk_register_reset_controller(node, 2, 0x0);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
#define MT8590_PLL_FMAX (2000 * MHZ)
|
||||
|
|
Loading…
Reference in New Issue