EDAC, altera: SoCFPGA EDAC should not look for ECC_CORR_EN
The bootloader may or may not enable the ECC_CORR_EN bit. By not enabling ECC_CORR_EN, when error happens, it is the user's responsibility to perform a full SDRAM scrub. Remove the check for ECC_CORR_EN. Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com> Cc: linux-edac <linux-edac@vger.kernel.org> Cc: Mauro Carvalho Chehab <mchehab@osg.samsung.com> Cc: Thor Thayer <tthayer@opensource.altera.com> Link: http://lkml.kernel.org/r/1444864456-21778-1-git-send-email-dinguyen@opensource.altera.com Signed-off-by: Borislav Petkov <bp@suse.de>
This commit is contained in:
parent
30f84a891b
commit
941fd2e709
|
@ -30,8 +30,7 @@
|
||||||
#define CV_CTLCFG_GEN_SB_ERR 0x2000
|
#define CV_CTLCFG_GEN_SB_ERR 0x2000
|
||||||
#define CV_CTLCFG_GEN_DB_ERR 0x4000
|
#define CV_CTLCFG_GEN_DB_ERR 0x4000
|
||||||
|
|
||||||
#define CV_CTLCFG_ECC_AUTO_EN (CV_CTLCFG_ECC_EN | \
|
#define CV_CTLCFG_ECC_AUTO_EN (CV_CTLCFG_ECC_EN)
|
||||||
CV_CTLCFG_ECC_CORR_EN)
|
|
||||||
|
|
||||||
/* SDRAM Controller Address Width Register */
|
/* SDRAM Controller Address Width Register */
|
||||||
#define CV_DRAMADDRW_OFST 0x2C
|
#define CV_DRAMADDRW_OFST 0x2C
|
||||||
|
|
Loading…
Reference in New Issue