media: dt-bindings: media: convert rockchip rga bindings to yaml
Current dts files for Rockchip with 'rga' nodes are manually verified. In order to automate this process rockchip-rga.txt has to be converted to yaml. Changed: Add missing reg property Signed-off-by: Johan Jonker <jbx6244@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl> Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
This commit is contained in:
parent
d0dd92789f
commit
b1f487ef33
|
@ -1,34 +0,0 @@
|
||||||
device-tree bindings for rockchip 2D raster graphic acceleration controller (RGA)
|
|
||||||
|
|
||||||
RGA is a standalone 2D raster graphic acceleration unit. It accelerates 2D
|
|
||||||
graphics operations, such as point/line drawing, image scaling, rotation,
|
|
||||||
BitBLT, alpha blending and image blur/sharpness.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: value should be one of the following
|
|
||||||
"rockchip,rk3228-rga", "rockchip,rk3288-rga": for Rockchip RK3228
|
|
||||||
"rockchip,rk3288-rga": for Rockchip RK3288
|
|
||||||
"rockchip,rk3399-rga": for Rockchip RK3399
|
|
||||||
|
|
||||||
- interrupts: RGA interrupt specifier.
|
|
||||||
|
|
||||||
- clocks: phandle to RGA sclk/hclk/aclk clocks
|
|
||||||
|
|
||||||
- clock-names: should be "aclk", "hclk" and "sclk"
|
|
||||||
|
|
||||||
- resets: Must contain an entry for each entry in reset-names.
|
|
||||||
See ../reset/reset.txt for details.
|
|
||||||
- reset-names: should be "core", "axi" and "ahb"
|
|
||||||
|
|
||||||
Example:
|
|
||||||
SoC-specific DT entry:
|
|
||||||
rga: rga@ff680000 {
|
|
||||||
compatible = "rockchip,rk3399-rga";
|
|
||||||
reg = <0xff680000 0x10000>;
|
|
||||||
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
|
||||||
clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
|
|
||||||
clock-names = "aclk", "hclk", "sclk";
|
|
||||||
|
|
||||||
resets = <&cru SRST_RGA_CORE>, <&cru SRST_A_RGA>, <&cru SRST_H_RGA>;
|
|
||||||
reset-names = "core, "axi", "ahb";
|
|
||||||
};
|
|
|
@ -0,0 +1,78 @@
|
||||||
|
# SPDX-License-Identifier: GPL-2.0
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/media/rockchip-rga.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Rockchip 2D raster graphic acceleration controller (RGA)
|
||||||
|
|
||||||
|
description:
|
||||||
|
RGA is a standalone 2D raster graphic acceleration unit. It accelerates 2D
|
||||||
|
graphics operations, such as point/line drawing, image scaling, rotation,
|
||||||
|
BitBLT, alpha blending and image blur/sharpness.
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Jacob Chen <jacob-chen@iotwrt.com>
|
||||||
|
- Ezequiel Garcia <ezequiel@collabora.com>
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- const: rockchip,rk3288-rga
|
||||||
|
- const: rockchip,rk3399-rga
|
||||||
|
- items:
|
||||||
|
- const: rockchip,rk3228-rga
|
||||||
|
- const: rockchip,rk3288-rga
|
||||||
|
|
||||||
|
reg:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
maxItems: 3
|
||||||
|
|
||||||
|
clock-names:
|
||||||
|
items:
|
||||||
|
- const: aclk
|
||||||
|
- const: hclk
|
||||||
|
- const: sclk
|
||||||
|
|
||||||
|
resets:
|
||||||
|
maxItems: 3
|
||||||
|
|
||||||
|
reset-names:
|
||||||
|
items:
|
||||||
|
- const: core
|
||||||
|
- const: axi
|
||||||
|
- const: ahb
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- clocks
|
||||||
|
- clock-names
|
||||||
|
- resets
|
||||||
|
- reset-names
|
||||||
|
|
||||||
|
additionalProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
#include <dt-bindings/clock/rk3399-cru.h>
|
||||||
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||||
|
rga: rga@ff680000 {
|
||||||
|
compatible = "rockchip,rk3399-rga";
|
||||||
|
reg = <0xff680000 0x10000>;
|
||||||
|
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
clocks = <&cru ACLK_RGA>,
|
||||||
|
<&cru HCLK_RGA>,
|
||||||
|
<&cru SCLK_RGA_CORE>;
|
||||||
|
clock-names = "aclk", "hclk", "sclk";
|
||||||
|
resets = <&cru SRST_RGA_CORE>,
|
||||||
|
<&cru SRST_A_RGA>,
|
||||||
|
<&cru SRST_H_RGA>;
|
||||||
|
reset-names = "core", "axi", "ahb";
|
||||||
|
};
|
|
@ -14484,6 +14484,7 @@ M: Ezequiel Garcia <ezequiel@collabora.com>
|
||||||
L: linux-media@vger.kernel.org
|
L: linux-media@vger.kernel.org
|
||||||
S: Maintained
|
S: Maintained
|
||||||
F: Documentation/devicetree/bindings/media/nxp,imx8mq-vpu.yaml
|
F: Documentation/devicetree/bindings/media/nxp,imx8mq-vpu.yaml
|
||||||
|
F: Documentation/devicetree/bindings/media/rockchip-rga.yaml
|
||||||
F: Documentation/devicetree/bindings/media/rockchip-vpu.yaml
|
F: Documentation/devicetree/bindings/media/rockchip-vpu.yaml
|
||||||
F: drivers/media/platform/rockchip/rga/
|
F: drivers/media/platform/rockchip/rga/
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue