OpenE2K
/
linux
6
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Dove: Fix Section mismatch warnings 

Add missing __init markups to GPIO and timer functions.

Signed-off-by: Andrew Lunn <andrew@lunn.ch>
This commit is contained in:
Andrew Lunn 2012-05-14 11:28:43 +02:00
parent 4d72cef17b
commit ca2ac5cc95
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/mach-dove/common.c
View File

@ -181,7 +181,7 @@ static int get_tclk(void)
return 166666667; return 166666667;
} }
static void dove_timer_init(void) static void __init dove_timer_init(void)
{ {
orion_time_init(BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR, orion_time_init(BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR,
IRQ_DOVE_BRIDGE, get_tclk()); IRQ_DOVE_BRIDGE, get_tclk());

8
arch/arm/mach-dove/mpp.c
View File

@ -56,7 +56,7 @@ static void dove_mpp_gpio_mode(int start, int end, int gpio_mode)
/* Dump all the extra MPP registers. The platform code will dump the /* Dump all the extra MPP registers. The platform code will dump the
registers for pins 0-23. */ registers for pins 0-23. */
static void dove_mpp_dump_regs(void) static void __init dove_mpp_dump_regs(void)
{ {
pr_debug("PMU_CTRL4_CTRL: %08x\n", pr_debug("PMU_CTRL4_CTRL: %08x\n",
readl(DOVE_MPP_CTRL4_VIRT_BASE)); readl(DOVE_MPP_CTRL4_VIRT_BASE));
@ -67,7 +67,7 @@ static void dove_mpp_dump_regs(void)
pr_debug("MPP_GENERAL: %08x\n", readl(DOVE_MPP_GENERAL_VIRT_BASE)); pr_debug("MPP_GENERAL: %08x\n", readl(DOVE_MPP_GENERAL_VIRT_BASE));
} }
static void dove_mpp_cfg_nfc(int sel) static void __init dove_mpp_cfg_nfc(int sel)
{ {
u32 mpp_gen_cfg = readl(DOVE_MPP_GENERAL_VIRT_BASE); u32 mpp_gen_cfg = readl(DOVE_MPP_GENERAL_VIRT_BASE);
@ -78,7 +78,7 @@ static void dove_mpp_cfg_nfc(int sel)
dove_mpp_gpio_mode(64, 71, GPIO_OUTPUT_OK); dove_mpp_gpio_mode(64, 71, GPIO_OUTPUT_OK);
} }
static void dove_mpp_cfg_au1(int sel) static void __init dove_mpp_cfg_au1(int sel)
{ {
u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE);
u32 ssp_ctrl1 = readl(DOVE_SSP_CTRL_STATUS_1); u32 ssp_ctrl1 = readl(DOVE_SSP_CTRL_STATUS_1);
@ -118,7 +118,7 @@ static void dove_mpp_cfg_au1(int sel)
/* Configure the group registers, enabling GPIO if sel indicates the /* Configure the group registers, enabling GPIO if sel indicates the
pin is to be used for GPIO */ pin is to be used for GPIO */
static void dove_mpp_conf_grp(unsigned int *mpp_grp_list) static void __init dove_mpp_conf_grp(unsigned int *mpp_grp_list)
{ {
u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE);
int gpio_mode; int gpio_mode;