8affaf5c76
This patch adds analog and pll control setting. This control setting is used for DP TX PHY block to set the values as below. It is beneficial to improve analog characteristics. - TX terminal registor is 50 Ohm. - Reference clock of PHY is 24 MHz. - Power source for TX digital logic is 1.0625 V. - Power source for internal clock driver is 1.0625 V. - PLL VCO range setting is 600 uA. - Power down ring osc is turned off. - AUX terminal resistor is 50 Ohm. - AUX channel current is 8 mA and multiplied by 2. - TX channel output amplitude is 400 mV. Signed-off-by: Jingoo Han <jg1.han@samsung.com> Signed-off-by: Florian Tobias Schandinat <FlorianSchandinat@gmx.de> |
||
|---|---|---|
| .. | ||
| Kconfig | ||
| Makefile | ||
| exynos_dp_core.c | ||
| exynos_dp_core.h | ||
| exynos_dp_reg.c | ||
| exynos_dp_reg.h | ||
| exynos_mipi_dsi.c | ||
| exynos_mipi_dsi_common.c | ||
| exynos_mipi_dsi_common.h | ||
| exynos_mipi_dsi_lowlevel.c | ||
| exynos_mipi_dsi_lowlevel.h | ||
| exynos_mipi_dsi_regs.h | ||
| s6e8ax0.c | ||
| s6e8ax0.h | ||