34e36c1541
This MSI driver can be used on 83xx/85xx/86xx board. In this driver, virtual interrupt host and chip were setup. There are 256 MSI interrupts in this host, Every 32 MSI interrupts cascaded to one IPIC/MPIC interrupt. The chip was treated as edge sensitive and some necessary functions were setup for this chip. Before using the MSI interrupt, PCI/PCIE device need to ask for a MSI interrupt in the 256 MSI interrupts. A 256bit bitmap show which MSI interrupt was used, reserve bit in the bitmap can be used to force the device use some designate MSI interrupt in the 256 MSI interrupts. Sometimes this is useful for testing the all the MSI interrupts. The msi-available-ranges property in the dts file was used for this purpose. Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
43 lines
984 B
C
43 lines
984 B
C
/*
|
|
* Copyright (C) 2007-2008 Freescale Semiconductor, Inc. All rights reserved.
|
|
*
|
|
* Author: Tony Li <tony.li@freescale.com>
|
|
* Jason Jin <Jason.jin@freescale.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2 of the
|
|
* License.
|
|
*
|
|
*/
|
|
#ifndef _POWERPC_SYSDEV_FSL_MSI_H
|
|
#define _POWERPC_SYSDEV_FSL_MSI_H
|
|
|
|
#define NR_MSI_REG 8
|
|
#define IRQS_PER_MSI_REG 32
|
|
#define NR_MSI_IRQS (NR_MSI_REG * IRQS_PER_MSI_REG)
|
|
|
|
#define FSL_PIC_IP_MASK 0x0000000F
|
|
#define FSL_PIC_IP_MPIC 0x00000001
|
|
#define FSL_PIC_IP_IPIC 0x00000002
|
|
|
|
struct fsl_msi {
|
|
/* Device node of the MSI interrupt*/
|
|
struct device_node *of_node;
|
|
|
|
struct irq_host *irqhost;
|
|
|
|
unsigned long cascade_irq;
|
|
|
|
u32 msi_addr_lo;
|
|
u32 msi_addr_hi;
|
|
void __iomem *msi_regs;
|
|
u32 feature;
|
|
|
|
unsigned long *fsl_msi_bitmap;
|
|
spinlock_t bitmap_lock;
|
|
};
|
|
|
|
#endif /* _POWERPC_SYSDEV_FSL_MSI_H */
|
|
|