954 lines
28 KiB
C
954 lines
28 KiB
C
/*******************************************************************************
|
|
|
|
Intel 10 Gigabit PCI Express Linux driver
|
|
Copyright(c) 1999 - 2008 Intel Corporation.
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Contact Information:
|
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
|
|
*******************************************************************************/
|
|
|
|
#include <linux/pci.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/sched.h>
|
|
|
|
#include "ixgbe.h"
|
|
#include "ixgbe_phy.h"
|
|
|
|
#define IXGBE_82598_MAX_TX_QUEUES 32
|
|
#define IXGBE_82598_MAX_RX_QUEUES 64
|
|
#define IXGBE_82598_RAR_ENTRIES 16
|
|
#define IXGBE_82598_MC_TBL_SIZE 128
|
|
#define IXGBE_82598_VFT_TBL_SIZE 128
|
|
|
|
static s32 ixgbe_get_copper_link_capabilities_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed *speed,
|
|
bool *autoneg);
|
|
static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw);
|
|
static s32 ixgbe_setup_copper_link_speed_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed speed,
|
|
bool autoneg,
|
|
bool autoneg_wait_to_complete);
|
|
|
|
/**
|
|
*/
|
|
static s32 ixgbe_get_invariants_82598(struct ixgbe_hw *hw)
|
|
{
|
|
struct ixgbe_mac_info *mac = &hw->mac;
|
|
struct ixgbe_phy_info *phy = &hw->phy;
|
|
|
|
/* Call PHY identify routine to get the phy type */
|
|
ixgbe_identify_phy_generic(hw);
|
|
|
|
/* PHY Init */
|
|
switch (phy->type) {
|
|
case ixgbe_phy_tn:
|
|
phy->ops.check_link = &ixgbe_check_phy_link_tnx;
|
|
phy->ops.get_firmware_version =
|
|
&ixgbe_get_phy_firmware_version_tnx;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
if (mac->ops.get_media_type(hw) == ixgbe_media_type_copper) {
|
|
mac->ops.setup_link = &ixgbe_setup_copper_link_82598;
|
|
mac->ops.setup_link_speed =
|
|
&ixgbe_setup_copper_link_speed_82598;
|
|
mac->ops.get_link_capabilities =
|
|
&ixgbe_get_copper_link_capabilities_82598;
|
|
}
|
|
|
|
mac->mcft_size = IXGBE_82598_MC_TBL_SIZE;
|
|
mac->vft_size = IXGBE_82598_VFT_TBL_SIZE;
|
|
mac->num_rar_entries = IXGBE_82598_RAR_ENTRIES;
|
|
mac->max_rx_queues = IXGBE_82598_MAX_RX_QUEUES;
|
|
mac->max_tx_queues = IXGBE_82598_MAX_TX_QUEUES;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_get_link_capabilities_82598 - Determines link capabilities
|
|
* @hw: pointer to hardware structure
|
|
* @speed: pointer to link speed
|
|
* @autoneg: boolean auto-negotiation value
|
|
*
|
|
* Determines the link capabilities by reading the AUTOC register.
|
|
**/
|
|
static s32 ixgbe_get_link_capabilities_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed *speed,
|
|
bool *autoneg)
|
|
{
|
|
s32 status = 0;
|
|
s32 autoc_reg;
|
|
|
|
autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
|
|
|
|
if (hw->mac.link_settings_loaded) {
|
|
autoc_reg &= ~IXGBE_AUTOC_LMS_ATTACH_TYPE;
|
|
autoc_reg &= ~IXGBE_AUTOC_LMS_MASK;
|
|
autoc_reg |= hw->mac.link_attach_type;
|
|
autoc_reg |= hw->mac.link_mode_select;
|
|
}
|
|
|
|
switch (autoc_reg & IXGBE_AUTOC_LMS_MASK) {
|
|
case IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
|
|
*speed = IXGBE_LINK_SPEED_1GB_FULL;
|
|
*autoneg = false;
|
|
break;
|
|
|
|
case IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
|
|
*speed = IXGBE_LINK_SPEED_10GB_FULL;
|
|
*autoneg = false;
|
|
break;
|
|
|
|
case IXGBE_AUTOC_LMS_1G_AN:
|
|
*speed = IXGBE_LINK_SPEED_1GB_FULL;
|
|
*autoneg = true;
|
|
break;
|
|
|
|
case IXGBE_AUTOC_LMS_KX4_AN:
|
|
case IXGBE_AUTOC_LMS_KX4_AN_1G_AN:
|
|
*speed = IXGBE_LINK_SPEED_UNKNOWN;
|
|
if (autoc_reg & IXGBE_AUTOC_KX4_SUPP)
|
|
*speed |= IXGBE_LINK_SPEED_10GB_FULL;
|
|
if (autoc_reg & IXGBE_AUTOC_KX_SUPP)
|
|
*speed |= IXGBE_LINK_SPEED_1GB_FULL;
|
|
*autoneg = true;
|
|
break;
|
|
|
|
default:
|
|
status = IXGBE_ERR_LINK_SETUP;
|
|
break;
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_get_copper_link_capabilities_82598 - Determines link capabilities
|
|
* @hw: pointer to hardware structure
|
|
* @speed: pointer to link speed
|
|
* @autoneg: boolean auto-negotiation value
|
|
*
|
|
* Determines the link capabilities by reading the AUTOC register.
|
|
**/
|
|
s32 ixgbe_get_copper_link_capabilities_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed *speed,
|
|
bool *autoneg)
|
|
{
|
|
s32 status = IXGBE_ERR_LINK_SETUP;
|
|
u16 speed_ability;
|
|
|
|
*speed = 0;
|
|
*autoneg = true;
|
|
|
|
status = hw->phy.ops.read_reg(hw, IXGBE_MDIO_PHY_SPEED_ABILITY,
|
|
IXGBE_MDIO_PMA_PMD_DEV_TYPE,
|
|
&speed_ability);
|
|
|
|
if (status == 0) {
|
|
if (speed_ability & IXGBE_MDIO_PHY_SPEED_10G)
|
|
*speed |= IXGBE_LINK_SPEED_10GB_FULL;
|
|
if (speed_ability & IXGBE_MDIO_PHY_SPEED_1G)
|
|
*speed |= IXGBE_LINK_SPEED_1GB_FULL;
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_get_media_type_82598 - Determines media type
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Returns the media type (fiber, copper, backplane)
|
|
**/
|
|
static enum ixgbe_media_type ixgbe_get_media_type_82598(struct ixgbe_hw *hw)
|
|
{
|
|
enum ixgbe_media_type media_type;
|
|
|
|
/* Media type for I82598 is based on device ID */
|
|
switch (hw->device_id) {
|
|
case IXGBE_DEV_ID_82598AF_DUAL_PORT:
|
|
case IXGBE_DEV_ID_82598AF_SINGLE_PORT:
|
|
case IXGBE_DEV_ID_82598EB_CX4:
|
|
case IXGBE_DEV_ID_82598_CX4_DUAL_PORT:
|
|
case IXGBE_DEV_ID_82598EB_XF_LR:
|
|
media_type = ixgbe_media_type_fiber;
|
|
break;
|
|
case IXGBE_DEV_ID_82598AT:
|
|
media_type = ixgbe_media_type_copper;
|
|
break;
|
|
default:
|
|
media_type = ixgbe_media_type_unknown;
|
|
break;
|
|
}
|
|
|
|
return media_type;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_setup_fc_82598 - Configure flow control settings
|
|
* @hw: pointer to hardware structure
|
|
* @packetbuf_num: packet buffer number (0-7)
|
|
*
|
|
* Configures the flow control settings based on SW configuration. This
|
|
* function is used for 802.3x flow control configuration only.
|
|
**/
|
|
s32 ixgbe_setup_fc_82598(struct ixgbe_hw *hw, s32 packetbuf_num)
|
|
{
|
|
u32 frctl_reg;
|
|
u32 rmcs_reg;
|
|
|
|
if (packetbuf_num < 0 || packetbuf_num > 7) {
|
|
hw_dbg(hw, "Invalid packet buffer number [%d], expected range is"
|
|
" 0-7\n", packetbuf_num);
|
|
}
|
|
|
|
frctl_reg = IXGBE_READ_REG(hw, IXGBE_FCTRL);
|
|
frctl_reg &= ~(IXGBE_FCTRL_RFCE | IXGBE_FCTRL_RPFCE);
|
|
|
|
rmcs_reg = IXGBE_READ_REG(hw, IXGBE_RMCS);
|
|
rmcs_reg &= ~(IXGBE_RMCS_TFCE_PRIORITY | IXGBE_RMCS_TFCE_802_3X);
|
|
|
|
/*
|
|
* 10 gig parts do not have a word in the EEPROM to determine the
|
|
* default flow control setting, so we explicitly set it to full.
|
|
*/
|
|
if (hw->fc.type == ixgbe_fc_default)
|
|
hw->fc.type = ixgbe_fc_full;
|
|
|
|
/*
|
|
* We want to save off the original Flow Control configuration just in
|
|
* case we get disconnected and then reconnected into a different hub
|
|
* or switch with different Flow Control capabilities.
|
|
*/
|
|
hw->fc.original_type = hw->fc.type;
|
|
|
|
/*
|
|
* The possible values of the "flow_control" parameter are:
|
|
* 0: Flow control is completely disabled
|
|
* 1: Rx flow control is enabled (we can receive pause frames but not
|
|
* send pause frames).
|
|
* 2: Tx flow control is enabled (we can send pause frames but we do not
|
|
* support receiving pause frames)
|
|
* 3: Both Rx and Tx flow control (symmetric) are enabled.
|
|
* other: Invalid.
|
|
*/
|
|
switch (hw->fc.type) {
|
|
case ixgbe_fc_none:
|
|
break;
|
|
case ixgbe_fc_rx_pause:
|
|
/*
|
|
* Rx Flow control is enabled,
|
|
* and Tx Flow control is disabled.
|
|
*/
|
|
frctl_reg |= IXGBE_FCTRL_RFCE;
|
|
break;
|
|
case ixgbe_fc_tx_pause:
|
|
/*
|
|
* Tx Flow control is enabled, and Rx Flow control is disabled,
|
|
* by a software over-ride.
|
|
*/
|
|
rmcs_reg |= IXGBE_RMCS_TFCE_802_3X;
|
|
break;
|
|
case ixgbe_fc_full:
|
|
/*
|
|
* Flow control (both Rx and Tx) is enabled by a software
|
|
* over-ride.
|
|
*/
|
|
frctl_reg |= IXGBE_FCTRL_RFCE;
|
|
rmcs_reg |= IXGBE_RMCS_TFCE_802_3X;
|
|
break;
|
|
default:
|
|
/* We should never get here. The value should be 0-3. */
|
|
hw_dbg(hw, "Flow control param set incorrectly\n");
|
|
break;
|
|
}
|
|
|
|
/* Enable 802.3x based flow control settings. */
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCTRL, frctl_reg);
|
|
IXGBE_WRITE_REG(hw, IXGBE_RMCS, rmcs_reg);
|
|
|
|
/*
|
|
* Check for invalid software configuration, zeros are completely
|
|
* invalid for all parameters used past this point, and if we enable
|
|
* flow control with zero water marks, we blast flow control packets.
|
|
*/
|
|
if (!hw->fc.low_water || !hw->fc.high_water || !hw->fc.pause_time) {
|
|
hw_dbg(hw, "Flow control structure initialized incorrectly\n");
|
|
return IXGBE_ERR_INVALID_LINK_SETTINGS;
|
|
}
|
|
|
|
/*
|
|
* We need to set up the Receive Threshold high and low water
|
|
* marks as well as (optionally) enabling the transmission of
|
|
* XON frames.
|
|
*/
|
|
if (hw->fc.type & ixgbe_fc_tx_pause) {
|
|
if (hw->fc.send_xon) {
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTL(packetbuf_num),
|
|
(hw->fc.low_water | IXGBE_FCRTL_XONE));
|
|
} else {
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTL(packetbuf_num),
|
|
hw->fc.low_water);
|
|
}
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTH(packetbuf_num),
|
|
(hw->fc.high_water)|IXGBE_FCRTH_FCEN);
|
|
}
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCTTV(0), hw->fc.pause_time);
|
|
IXGBE_WRITE_REG(hw, IXGBE_FCRTV, (hw->fc.pause_time >> 1));
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_setup_mac_link_82598 - Configures MAC link settings
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Configures link settings based on values in the ixgbe_hw struct.
|
|
* Restarts the link. Performs autonegotiation if needed.
|
|
**/
|
|
static s32 ixgbe_setup_mac_link_82598(struct ixgbe_hw *hw)
|
|
{
|
|
u32 autoc_reg;
|
|
u32 links_reg;
|
|
u32 i;
|
|
s32 status = 0;
|
|
|
|
autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
|
|
|
|
if (hw->mac.link_settings_loaded) {
|
|
autoc_reg &= ~IXGBE_AUTOC_LMS_ATTACH_TYPE;
|
|
autoc_reg &= ~IXGBE_AUTOC_LMS_MASK;
|
|
autoc_reg |= hw->mac.link_attach_type;
|
|
autoc_reg |= hw->mac.link_mode_select;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
msleep(50);
|
|
}
|
|
|
|
/* Restart link */
|
|
autoc_reg |= IXGBE_AUTOC_AN_RESTART;
|
|
IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
|
|
|
|
/* Only poll for autoneg to complete if specified to do so */
|
|
if (hw->phy.autoneg_wait_to_complete) {
|
|
if (hw->mac.link_mode_select == IXGBE_AUTOC_LMS_KX4_AN ||
|
|
hw->mac.link_mode_select == IXGBE_AUTOC_LMS_KX4_AN_1G_AN) {
|
|
links_reg = 0; /* Just in case Autoneg time = 0 */
|
|
for (i = 0; i < IXGBE_AUTO_NEG_TIME; i++) {
|
|
links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
|
|
if (links_reg & IXGBE_LINKS_KX_AN_COMP)
|
|
break;
|
|
msleep(100);
|
|
}
|
|
if (!(links_reg & IXGBE_LINKS_KX_AN_COMP)) {
|
|
status = IXGBE_ERR_AUTONEG_NOT_COMPLETE;
|
|
hw_dbg(hw, "Autonegotiation did not complete.\n");
|
|
}
|
|
}
|
|
}
|
|
|
|
/*
|
|
* We want to save off the original Flow Control configuration just in
|
|
* case we get disconnected and then reconnected into a different hub
|
|
* or switch with different Flow Control capabilities.
|
|
*/
|
|
hw->fc.original_type = hw->fc.type;
|
|
ixgbe_setup_fc_82598(hw, 0);
|
|
|
|
/* Add delay to filter out noises during initial link setup */
|
|
msleep(50);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_check_mac_link_82598 - Get link/speed status
|
|
* @hw: pointer to hardware structure
|
|
* @speed: pointer to link speed
|
|
* @link_up: true is link is up, false otherwise
|
|
* @link_up_wait_to_complete: bool used to wait for link up or not
|
|
*
|
|
* Reads the links register to determine if link is up and the current speed
|
|
**/
|
|
static s32 ixgbe_check_mac_link_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed *speed, bool *link_up,
|
|
bool link_up_wait_to_complete)
|
|
{
|
|
u32 links_reg;
|
|
u32 i;
|
|
|
|
links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
|
|
if (link_up_wait_to_complete) {
|
|
for (i = 0; i < IXGBE_LINK_UP_TIME; i++) {
|
|
if (links_reg & IXGBE_LINKS_UP) {
|
|
*link_up = true;
|
|
break;
|
|
} else {
|
|
*link_up = false;
|
|
}
|
|
msleep(100);
|
|
links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
|
|
}
|
|
} else {
|
|
if (links_reg & IXGBE_LINKS_UP)
|
|
*link_up = true;
|
|
else
|
|
*link_up = false;
|
|
}
|
|
|
|
if (links_reg & IXGBE_LINKS_SPEED)
|
|
*speed = IXGBE_LINK_SPEED_10GB_FULL;
|
|
else
|
|
*speed = IXGBE_LINK_SPEED_1GB_FULL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
/**
|
|
* ixgbe_setup_mac_link_speed_82598 - Set MAC link speed
|
|
* @hw: pointer to hardware structure
|
|
* @speed: new link speed
|
|
* @autoneg: true if auto-negotiation enabled
|
|
* @autoneg_wait_to_complete: true if waiting is needed to complete
|
|
*
|
|
* Set the link speed in the AUTOC register and restarts link.
|
|
**/
|
|
static s32 ixgbe_setup_mac_link_speed_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed speed, bool autoneg,
|
|
bool autoneg_wait_to_complete)
|
|
{
|
|
s32 status = 0;
|
|
|
|
/* If speed is 10G, then check for CX4 or XAUI. */
|
|
if ((speed == IXGBE_LINK_SPEED_10GB_FULL) &&
|
|
(!(hw->mac.link_attach_type & IXGBE_AUTOC_10G_KX4))) {
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_10G_LINK_NO_AN;
|
|
} else if ((speed == IXGBE_LINK_SPEED_1GB_FULL) && (!autoneg)) {
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_1G_LINK_NO_AN;
|
|
} else if (autoneg) {
|
|
/* BX mode - Autonegotiate 1G */
|
|
if (!(hw->mac.link_attach_type & IXGBE_AUTOC_1G_PMA_PMD))
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_1G_AN;
|
|
else /* KX/KX4 mode */
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_KX4_AN_1G_AN;
|
|
} else {
|
|
status = IXGBE_ERR_LINK_SETUP;
|
|
}
|
|
|
|
if (status == 0) {
|
|
hw->phy.autoneg_wait_to_complete = autoneg_wait_to_complete;
|
|
|
|
hw->mac.link_settings_loaded = true;
|
|
/*
|
|
* Setup and restart the link based on the new values in
|
|
* ixgbe_hw This will write the AUTOC register based on the new
|
|
* stored values
|
|
*/
|
|
ixgbe_setup_mac_link_82598(hw);
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
|
|
/**
|
|
* ixgbe_setup_copper_link_82598 - Setup copper link settings
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Configures link settings based on values in the ixgbe_hw struct.
|
|
* Restarts the link. Performs autonegotiation if needed. Restart
|
|
* phy and wait for autonegotiate to finish. Then synchronize the
|
|
* MAC and PHY.
|
|
**/
|
|
static s32 ixgbe_setup_copper_link_82598(struct ixgbe_hw *hw)
|
|
{
|
|
s32 status;
|
|
|
|
/* Restart autonegotiation on PHY */
|
|
status = hw->phy.ops.setup_link(hw);
|
|
|
|
/* Set MAC to KX/KX4 autoneg, which defaults to Parallel detection */
|
|
hw->mac.link_attach_type = (IXGBE_AUTOC_10G_KX4 | IXGBE_AUTOC_1G_KX);
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_KX4_AN;
|
|
|
|
/* Set up MAC */
|
|
ixgbe_setup_mac_link_82598(hw);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_setup_copper_link_speed_82598 - Set the PHY autoneg advertised field
|
|
* @hw: pointer to hardware structure
|
|
* @speed: new link speed
|
|
* @autoneg: true if autonegotiation enabled
|
|
* @autoneg_wait_to_complete: true if waiting is needed to complete
|
|
*
|
|
* Sets the link speed in the AUTOC register in the MAC and restarts link.
|
|
**/
|
|
static s32 ixgbe_setup_copper_link_speed_82598(struct ixgbe_hw *hw,
|
|
ixgbe_link_speed speed,
|
|
bool autoneg,
|
|
bool autoneg_wait_to_complete)
|
|
{
|
|
s32 status;
|
|
|
|
/* Setup the PHY according to input speed */
|
|
status = hw->phy.ops.setup_link_speed(hw, speed, autoneg,
|
|
autoneg_wait_to_complete);
|
|
|
|
/* Set MAC to KX/KX4 autoneg, which defaults to Parallel detection */
|
|
hw->mac.link_attach_type = (IXGBE_AUTOC_10G_KX4 | IXGBE_AUTOC_1G_KX);
|
|
hw->mac.link_mode_select = IXGBE_AUTOC_LMS_KX4_AN;
|
|
|
|
/* Set up MAC */
|
|
ixgbe_setup_mac_link_82598(hw);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_reset_hw_82598 - Performs hardware reset
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Resets the hardware by resetting the transmit and receive units, masks and
|
|
* clears all interrupts, performing a PHY reset, and performing a link (MAC)
|
|
* reset.
|
|
**/
|
|
static s32 ixgbe_reset_hw_82598(struct ixgbe_hw *hw)
|
|
{
|
|
s32 status = 0;
|
|
u32 ctrl;
|
|
u32 gheccr;
|
|
u32 i;
|
|
u32 autoc;
|
|
u8 analog_val;
|
|
|
|
/* Call adapter stop to disable tx/rx and clear interrupts */
|
|
hw->mac.ops.stop_adapter(hw);
|
|
|
|
/*
|
|
* Power up the Atlas Tx lanes if they are currently powered down.
|
|
* Atlas Tx lanes are powered down for MAC loopback tests, but
|
|
* they are not automatically restored on reset.
|
|
*/
|
|
hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK, &analog_val);
|
|
if (analog_val & IXGBE_ATLAS_PDN_TX_REG_EN) {
|
|
/* Enable Tx Atlas so packets can be transmitted again */
|
|
hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK,
|
|
&analog_val);
|
|
analog_val &= ~IXGBE_ATLAS_PDN_TX_REG_EN;
|
|
hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_LPBK,
|
|
analog_val);
|
|
|
|
hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_10G,
|
|
&analog_val);
|
|
analog_val &= ~IXGBE_ATLAS_PDN_TX_10G_QL_ALL;
|
|
hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_10G,
|
|
analog_val);
|
|
|
|
hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_1G,
|
|
&analog_val);
|
|
analog_val &= ~IXGBE_ATLAS_PDN_TX_1G_QL_ALL;
|
|
hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_1G,
|
|
analog_val);
|
|
|
|
hw->mac.ops.read_analog_reg8(hw, IXGBE_ATLAS_PDN_AN,
|
|
&analog_val);
|
|
analog_val &= ~IXGBE_ATLAS_PDN_TX_AN_QL_ALL;
|
|
hw->mac.ops.write_analog_reg8(hw, IXGBE_ATLAS_PDN_AN,
|
|
analog_val);
|
|
}
|
|
|
|
/* Reset PHY */
|
|
if (hw->phy.reset_disable == false)
|
|
hw->phy.ops.reset(hw);
|
|
|
|
/*
|
|
* Prevent the PCI-E bus from from hanging by disabling PCI-E master
|
|
* access and verify no pending requests before reset
|
|
*/
|
|
if (ixgbe_disable_pcie_master(hw) != 0) {
|
|
status = IXGBE_ERR_MASTER_REQUESTS_PENDING;
|
|
hw_dbg(hw, "PCI-E Master disable polling has failed.\n");
|
|
}
|
|
|
|
/*
|
|
* Issue global reset to the MAC. This needs to be a SW reset.
|
|
* If link reset is used, it might reset the MAC when mng is using it
|
|
*/
|
|
ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
|
|
IXGBE_WRITE_REG(hw, IXGBE_CTRL, (ctrl | IXGBE_CTRL_RST));
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
|
|
/* Poll for reset bit to self-clear indicating reset is complete */
|
|
for (i = 0; i < 10; i++) {
|
|
udelay(1);
|
|
ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
|
|
if (!(ctrl & IXGBE_CTRL_RST))
|
|
break;
|
|
}
|
|
if (ctrl & IXGBE_CTRL_RST) {
|
|
status = IXGBE_ERR_RESET_FAILED;
|
|
hw_dbg(hw, "Reset polling failed to complete.\n");
|
|
}
|
|
|
|
msleep(50);
|
|
|
|
gheccr = IXGBE_READ_REG(hw, IXGBE_GHECCR);
|
|
gheccr &= ~((1 << 21) | (1 << 18) | (1 << 9) | (1 << 6));
|
|
IXGBE_WRITE_REG(hw, IXGBE_GHECCR, gheccr);
|
|
|
|
/*
|
|
* AUTOC register which stores link settings gets cleared
|
|
* and reloaded from EEPROM after reset. We need to restore
|
|
* our stored value from init in case SW changed the attach
|
|
* type or speed. If this is the first time and link settings
|
|
* have not been stored, store default settings from AUTOC.
|
|
*/
|
|
autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
|
|
if (hw->mac.link_settings_loaded) {
|
|
autoc &= ~(IXGBE_AUTOC_LMS_ATTACH_TYPE);
|
|
autoc &= ~(IXGBE_AUTOC_LMS_MASK);
|
|
autoc |= hw->mac.link_attach_type;
|
|
autoc |= hw->mac.link_mode_select;
|
|
IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc);
|
|
} else {
|
|
hw->mac.link_attach_type =
|
|
(autoc & IXGBE_AUTOC_LMS_ATTACH_TYPE);
|
|
hw->mac.link_mode_select = (autoc & IXGBE_AUTOC_LMS_MASK);
|
|
hw->mac.link_settings_loaded = true;
|
|
}
|
|
|
|
/* Store the permanent mac address */
|
|
hw->mac.ops.get_mac_addr(hw, hw->mac.perm_addr);
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_set_vmdq_82598 - Associate a VMDq set index with a rx address
|
|
* @hw: pointer to hardware struct
|
|
* @rar: receive address register index to associate with a VMDq index
|
|
* @vmdq: VMDq set index
|
|
**/
|
|
s32 ixgbe_set_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
|
|
{
|
|
u32 rar_high;
|
|
|
|
rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar));
|
|
rar_high &= ~IXGBE_RAH_VIND_MASK;
|
|
rar_high |= ((vmdq << IXGBE_RAH_VIND_SHIFT) & IXGBE_RAH_VIND_MASK);
|
|
IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high);
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_clear_vmdq_82598 - Disassociate a VMDq set index from an rx address
|
|
* @hw: pointer to hardware struct
|
|
* @rar: receive address register index to associate with a VMDq index
|
|
* @vmdq: VMDq clear index (not used in 82598, but elsewhere)
|
|
**/
|
|
static s32 ixgbe_clear_vmdq_82598(struct ixgbe_hw *hw, u32 rar, u32 vmdq)
|
|
{
|
|
u32 rar_high;
|
|
u32 rar_entries = hw->mac.num_rar_entries;
|
|
|
|
if (rar < rar_entries) {
|
|
rar_high = IXGBE_READ_REG(hw, IXGBE_RAH(rar));
|
|
if (rar_high & IXGBE_RAH_VIND_MASK) {
|
|
rar_high &= ~IXGBE_RAH_VIND_MASK;
|
|
IXGBE_WRITE_REG(hw, IXGBE_RAH(rar), rar_high);
|
|
}
|
|
} else {
|
|
hw_dbg(hw, "RAR index %d is out of range.\n", rar);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_set_vfta_82598 - Set VLAN filter table
|
|
* @hw: pointer to hardware structure
|
|
* @vlan: VLAN id to write to VLAN filter
|
|
* @vind: VMDq output index that maps queue to VLAN id in VFTA
|
|
* @vlan_on: boolean flag to turn on/off VLAN in VFTA
|
|
*
|
|
* Turn on/off specified VLAN in the VLAN filter table.
|
|
**/
|
|
s32 ixgbe_set_vfta_82598(struct ixgbe_hw *hw, u32 vlan, u32 vind,
|
|
bool vlan_on)
|
|
{
|
|
u32 regindex;
|
|
u32 bitindex;
|
|
u32 bits;
|
|
u32 vftabyte;
|
|
|
|
if (vlan > 4095)
|
|
return IXGBE_ERR_PARAM;
|
|
|
|
/* Determine 32-bit word position in array */
|
|
regindex = (vlan >> 5) & 0x7F; /* upper seven bits */
|
|
|
|
/* Determine the location of the (VMD) queue index */
|
|
vftabyte = ((vlan >> 3) & 0x03); /* bits (4:3) indicating byte array */
|
|
bitindex = (vlan & 0x7) << 2; /* lower 3 bits indicate nibble */
|
|
|
|
/* Set the nibble for VMD queue index */
|
|
bits = IXGBE_READ_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex));
|
|
bits &= (~(0x0F << bitindex));
|
|
bits |= (vind << bitindex);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vftabyte, regindex), bits);
|
|
|
|
/* Determine the location of the bit for this VLAN id */
|
|
bitindex = vlan & 0x1F; /* lower five bits */
|
|
|
|
bits = IXGBE_READ_REG(hw, IXGBE_VFTA(regindex));
|
|
if (vlan_on)
|
|
/* Turn on this VLAN id */
|
|
bits |= (1 << bitindex);
|
|
else
|
|
/* Turn off this VLAN id */
|
|
bits &= ~(1 << bitindex);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTA(regindex), bits);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_clear_vfta_82598 - Clear VLAN filter table
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Clears the VLAN filer table, and the VMDq index associated with the filter
|
|
**/
|
|
static s32 ixgbe_clear_vfta_82598(struct ixgbe_hw *hw)
|
|
{
|
|
u32 offset;
|
|
u32 vlanbyte;
|
|
|
|
for (offset = 0; offset < hw->mac.vft_size; offset++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTA(offset), 0);
|
|
|
|
for (vlanbyte = 0; vlanbyte < 4; vlanbyte++)
|
|
for (offset = 0; offset < hw->mac.vft_size; offset++)
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTAVIND(vlanbyte, offset),
|
|
0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_blink_led_start_82598 - Blink LED based on index.
|
|
* @hw: pointer to hardware structure
|
|
* @index: led number to blink
|
|
**/
|
|
static s32 ixgbe_blink_led_start_82598(struct ixgbe_hw *hw, u32 index)
|
|
{
|
|
ixgbe_link_speed speed = 0;
|
|
bool link_up = 0;
|
|
u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
|
|
u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
|
|
|
|
/*
|
|
* Link must be up to auto-blink the LEDs on the 82598EB MAC;
|
|
* force it if link is down.
|
|
*/
|
|
hw->mac.ops.check_link(hw, &speed, &link_up, false);
|
|
|
|
if (!link_up) {
|
|
autoc_reg |= IXGBE_AUTOC_FLU;
|
|
IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
|
|
msleep(10);
|
|
}
|
|
|
|
led_reg &= ~IXGBE_LED_MODE_MASK(index);
|
|
led_reg |= IXGBE_LED_BLINK(index);
|
|
IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_blink_led_stop_82598 - Stop blinking LED based on index.
|
|
* @hw: pointer to hardware structure
|
|
* @index: led number to stop blinking
|
|
**/
|
|
static s32 ixgbe_blink_led_stop_82598(struct ixgbe_hw *hw, u32 index)
|
|
{
|
|
u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
|
|
u32 led_reg = IXGBE_READ_REG(hw, IXGBE_LEDCTL);
|
|
|
|
autoc_reg &= ~IXGBE_AUTOC_FLU;
|
|
autoc_reg |= IXGBE_AUTOC_AN_RESTART;
|
|
IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
|
|
|
|
led_reg &= ~IXGBE_LED_MODE_MASK(index);
|
|
led_reg &= ~IXGBE_LED_BLINK(index);
|
|
led_reg |= IXGBE_LED_LINK_ACTIVE << IXGBE_LED_MODE_SHIFT(index);
|
|
IXGBE_WRITE_REG(hw, IXGBE_LEDCTL, led_reg);
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_read_analog_reg8_82598 - Reads 8 bit Atlas analog register
|
|
* @hw: pointer to hardware structure
|
|
* @reg: analog register to read
|
|
* @val: read value
|
|
*
|
|
* Performs read operation to Atlas analog register specified.
|
|
**/
|
|
s32 ixgbe_read_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 *val)
|
|
{
|
|
u32 atlas_ctl;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL,
|
|
IXGBE_ATLASCTL_WRITE_CMD | (reg << 8));
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
udelay(10);
|
|
atlas_ctl = IXGBE_READ_REG(hw, IXGBE_ATLASCTL);
|
|
*val = (u8)atlas_ctl;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_write_analog_reg8_82598 - Writes 8 bit Atlas analog register
|
|
* @hw: pointer to hardware structure
|
|
* @reg: atlas register to write
|
|
* @val: value to write
|
|
*
|
|
* Performs write operation to Atlas analog register specified.
|
|
**/
|
|
s32 ixgbe_write_analog_reg8_82598(struct ixgbe_hw *hw, u32 reg, u8 val)
|
|
{
|
|
u32 atlas_ctl;
|
|
|
|
atlas_ctl = (reg << 8) | val;
|
|
IXGBE_WRITE_REG(hw, IXGBE_ATLASCTL, atlas_ctl);
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
udelay(10);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbe_get_supported_physical_layer_82598 - Returns physical layer type
|
|
* @hw: pointer to hardware structure
|
|
*
|
|
* Determines physical layer capabilities of the current configuration.
|
|
**/
|
|
s32 ixgbe_get_supported_physical_layer_82598(struct ixgbe_hw *hw)
|
|
{
|
|
s32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
|
|
|
|
switch (hw->device_id) {
|
|
case IXGBE_DEV_ID_82598EB_CX4:
|
|
case IXGBE_DEV_ID_82598_CX4_DUAL_PORT:
|
|
physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4;
|
|
break;
|
|
case IXGBE_DEV_ID_82598AF_DUAL_PORT:
|
|
case IXGBE_DEV_ID_82598AF_SINGLE_PORT:
|
|
physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR;
|
|
break;
|
|
case IXGBE_DEV_ID_82598EB_XF_LR:
|
|
physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR;
|
|
break;
|
|
case IXGBE_DEV_ID_82598AT:
|
|
physical_layer = (IXGBE_PHYSICAL_LAYER_10GBASE_T |
|
|
IXGBE_PHYSICAL_LAYER_1000BASE_T);
|
|
break;
|
|
|
|
default:
|
|
physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
|
|
break;
|
|
}
|
|
|
|
return physical_layer;
|
|
}
|
|
|
|
static struct ixgbe_mac_operations mac_ops_82598 = {
|
|
.init_hw = &ixgbe_init_hw_generic,
|
|
.reset_hw = &ixgbe_reset_hw_82598,
|
|
.start_hw = &ixgbe_start_hw_generic,
|
|
.clear_hw_cntrs = &ixgbe_clear_hw_cntrs_generic,
|
|
.get_media_type = &ixgbe_get_media_type_82598,
|
|
.get_supported_physical_layer = &ixgbe_get_supported_physical_layer_82598,
|
|
.get_mac_addr = &ixgbe_get_mac_addr_generic,
|
|
.stop_adapter = &ixgbe_stop_adapter_generic,
|
|
.read_analog_reg8 = &ixgbe_read_analog_reg8_82598,
|
|
.write_analog_reg8 = &ixgbe_write_analog_reg8_82598,
|
|
.setup_link = &ixgbe_setup_mac_link_82598,
|
|
.setup_link_speed = &ixgbe_setup_mac_link_speed_82598,
|
|
.check_link = &ixgbe_check_mac_link_82598,
|
|
.get_link_capabilities = &ixgbe_get_link_capabilities_82598,
|
|
.led_on = &ixgbe_led_on_generic,
|
|
.led_off = &ixgbe_led_off_generic,
|
|
.blink_led_start = &ixgbe_blink_led_start_82598,
|
|
.blink_led_stop = &ixgbe_blink_led_stop_82598,
|
|
.set_rar = &ixgbe_set_rar_generic,
|
|
.clear_rar = &ixgbe_clear_rar_generic,
|
|
.set_vmdq = &ixgbe_set_vmdq_82598,
|
|
.clear_vmdq = &ixgbe_clear_vmdq_82598,
|
|
.init_rx_addrs = &ixgbe_init_rx_addrs_generic,
|
|
.update_uc_addr_list = &ixgbe_update_uc_addr_list_generic,
|
|
.update_mc_addr_list = &ixgbe_update_mc_addr_list_generic,
|
|
.enable_mc = &ixgbe_enable_mc_generic,
|
|
.disable_mc = &ixgbe_disable_mc_generic,
|
|
.clear_vfta = &ixgbe_clear_vfta_82598,
|
|
.set_vfta = &ixgbe_set_vfta_82598,
|
|
.setup_fc = &ixgbe_setup_fc_82598,
|
|
};
|
|
|
|
static struct ixgbe_eeprom_operations eeprom_ops_82598 = {
|
|
.init_params = &ixgbe_init_eeprom_params_generic,
|
|
.read = &ixgbe_read_eeprom_generic,
|
|
.validate_checksum = &ixgbe_validate_eeprom_checksum_generic,
|
|
.update_checksum = &ixgbe_update_eeprom_checksum_generic,
|
|
};
|
|
|
|
static struct ixgbe_phy_operations phy_ops_82598 = {
|
|
.identify = &ixgbe_identify_phy_generic,
|
|
/* .identify_sfp = &ixgbe_identify_sfp_module_generic, */
|
|
.reset = &ixgbe_reset_phy_generic,
|
|
.read_reg = &ixgbe_read_phy_reg_generic,
|
|
.write_reg = &ixgbe_write_phy_reg_generic,
|
|
.setup_link = &ixgbe_setup_phy_link_generic,
|
|
.setup_link_speed = &ixgbe_setup_phy_link_speed_generic,
|
|
};
|
|
|
|
struct ixgbe_info ixgbe_82598_info = {
|
|
.mac = ixgbe_mac_82598EB,
|
|
.get_invariants = &ixgbe_get_invariants_82598,
|
|
.mac_ops = &mac_ops_82598,
|
|
.eeprom_ops = &eeprom_ops_82598,
|
|
.phy_ops = &phy_ops_82598,
|
|
};
|
|
|