65ebcc1158
The STiH415 is the next generation of HD, AVC set-top box processors for satellite, cable, terrestrial and IP-STB markets. It is an ARM Cortex-A9 1.0 GHz, dual-core CPU. Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> CC: Stephen Gallimore <stephen.gallimore@st.com> CC: Stuart Menefy <stuart.menefy@st.com> CC: Arnd Bergmann <arnd@arndb.de> CC: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@st.com> Signed-off-by: Olof Johansson <olof@lixom.net>
39 lines
689 B
Plaintext
39 lines
689 B
Plaintext
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cpu@0 {
|
|
compatible = "arm,cortex-a9";
|
|
reg = <0>;
|
|
};
|
|
cpu@1 {
|
|
compatible = "arm,cortex-a9";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
intc: interrupt-controller@fffe1000 {
|
|
compatible = "arm,cortex-a9-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0xfffe1000 0x1000>,
|
|
<0xfffe0100 0x100>;
|
|
};
|
|
|
|
scu@fffe0000 {
|
|
compatible = "arm,cortex-a9-scu";
|
|
reg = <0xfffe0000 0x1000>;
|
|
};
|
|
|
|
timer@fffe0200 {
|
|
interrupt-parent = <&intc>;
|
|
compatible = "arm,cortex-a9-global-timer";
|
|
reg = <0xfffe0200 0x100>;
|
|
interrupts = <1 11 0x04>;
|
|
clocks = <&arm_periph_clk>;
|
|
};
|
|
};
|