Axel Lin 68e4798143 ASoC: tlv320aic3x: Clear BIT_CLK_MASTER and WORD_CLK_MASTER bits for for slave mode
According to the datasheet:

Page0 / Register8: Audio Serial Data interface Control Register A
BIT 7: Bit Clock Directional Control
        0: Bit clock is an input (slave mode)
        1: Bit clock is an output (master mode)

BIT 6: Word Clock Directional Control
        0: Word clock is an input (slave mode)
        1: Word clock is an output (master mode)

Current code sets BIT_CLK_MASTER and WORD_CLK_MASTER bits for master mode,
but does not clear these bits for slave mode.

Signed-off-by: Axel Lin <axel.lin@gmail.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
2011-10-27 12:00:15 +02:00
..
2011-09-26 09:58:23 +01:00
2011-03-30 07:17:01 +09:00
2011-08-17 00:53:54 +09:00
2011-06-16 11:24:17 +01:00
2011-06-28 17:11:20 +01:00
2011-10-20 15:02:09 +01:00
2011-05-19 14:10:45 -07:00
2011-05-12 17:40:05 +02:00
2011-03-11 12:07:31 +00:00
2011-03-11 12:01:44 +00:00
2011-09-21 15:52:23 +01:00
2011-06-22 19:10:59 +01:00
2011-03-31 11:26:23 -03:00
2011-02-25 12:58:36 +00:00
2010-11-24 11:33:12 +00:00
2011-10-02 19:57:19 +01:00
2010-11-06 11:35:39 -04:00
2010-09-30 13:32:21 -07:00
2011-03-31 11:26:23 -03:00
2011-07-15 23:39:53 +09:00
2010-11-22 14:04:41 +00:00
2010-09-15 16:11:24 +01:00
2011-08-08 14:30:37 +09:00