Tero Kristo 7e5155fdd0 clk: keystone: sci-clk: fix parsing assigned-clock data during probe ... [ Upstream commit 2f05cced73 ] The DT clock probe loop incorrectly terminates after processing "clocks" only, fix this by re-starting the loop when all entries for current DT property have been parsed. Fixes: 8e48b33f9d ("clk: keystone: sci-clk: probe clocks from DT instead of firmware") Reported-by: Peter Ujfalusi <peter.ujfalusi@ti.com> Signed-off-by: Tero Kristo <t-kristo@ti.com> Link: https://lore.kernel.org/r/20200907085740.1083-2-t-kristo@ti.com Acked-by: Santosh Shilimkar <ssantosh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>		2020-10-29 09:57:54 +01:00
..
Kconfig	…
Makefile	…
gate.c	…
pll.c	…
sci-clk.c	clk: keystone: sci-clk: fix parsing assigned-clock data during probe	2020-10-29 09:57:54 +01:00