Douglas Leung dc34b05fea MIPS: Fix decoding of c0_config1 for MIPSxx caches with 32 ways per set.
This affects certain 4Kc cores.

Signed-off-by: Douglas Leung <douglas@mips.com>
Signed-off-by: Steven J. Hill <sjhill@mips.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/3855/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2012-07-19 11:23:43 +02:00
..
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2011-12-07 22:03:45 +00:00
2012-03-20 21:48:30 +08:00
2011-09-17 02:37:04 +02:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-03-28 18:30:02 +01:00
2012-07-06 23:56:00 +02:00