eaed435a7b
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
iQIcBAABAgAGBQJPFmj/AAoJEIwa5zzehBx3utoP/2JKstlluwVdoIjzLDwJIZWS
BiFO90iC6knKHb3c4ZXBNtD4yz8ImFGr2v3IY4pR+feECu+zS/AYeynrr4AjlaRj
2wHI3/Cl2VktlzUR0k1KqfNrt1HLpZ8myxJ/pKchU8+KnxeQwCdV7MzkxocO0Abs
BQFhXj2WuS6b+H3kObrTy7n3tIyVeGUOW/bPU9TfWeRYEWBpGlqtPOH6A2cGi5e3
Iu9d9MPAiMt33+e7wZdmVHFky+ueqqeKevev+Vt8/JSJbPO7EseS/sbTOZH7Q1Yc
BWe5iARFpV9viJJMlwlO+wJ08BrqzCZ6M/mBITMAZ+a/EMYRn0TwibsWDw1GcAsA
H04Z1TW7pjni7SNFJavW3YWIR3TAKDZqwWbekGl2RzYqKmer1Hk6gwHAhxDQlMGY
2S7dSnw97zRA0WxW6kMPw5VY9VpDD1qjW+29UpEEePfAVhKkwE+lKYlX4k/l0ElC
9iYNoMVlhS4d5A7ZvhNU28XyGoxzAPNA4nC5OMUARZN++oSURDJ1kGNc73WQ8IbG
x+zZ7AFvt7y8OgZqG4bE+SeiHlYVAjtyV08WLxtDx4vTyNYuiWIXguf2hLJWEJPY
sqPGFHrMeh9YvYOXaa+DFb0fPkBJVJt663FPZ4TG2UBlphi26Ax5FtcnSBBvY4QV
CCen+xhdxX/dp83A/A0k
=ZgSs
-----END PGP SIGNATURE-----
Merge tag 'arm-soc-imx-move' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Consolidate i.MX 5 platforms to be under the new shared i.MX 3/5/6 tree.
* tag 'arm-soc-imx-move' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc:
ARM i.MX: Update defconfig
ARM i.MX: Merge i.MX5 support into mach-imx
ARM i.MX5: remove unnecessary includes from board files
Fix up fairly trivial conflicts due to various changes nearby in
arch/arm/{mach,plat}-imx/{Kconfig,Makefile}
Pull request had been sent to the wrong email address, but happened
before the merge window closed. I'm merging the MX 5 consolidation,
since it apparently will help the next development window and will avoid
conflicts later as per Arnd.
227 lines
5.7 KiB
C
227 lines
5.7 KiB
C
/*
|
|
* Copyright (C) 2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <mach/common.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/iomux-mx50.h>
|
|
|
|
#include <asm/irq.h>
|
|
#include <asm/setup.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
|
|
#include "devices-imx50.h"
|
|
|
|
#define FEC_EN IMX_GPIO_NR(6, 23)
|
|
#define FEC_RESET_B IMX_GPIO_NR(4, 12)
|
|
|
|
static iomux_v3_cfg_t mx50_rdp_pads[] __initdata = {
|
|
/* SD1 */
|
|
MX50_PAD_ECSPI2_SS0__GPIO_4_19,
|
|
MX50_PAD_EIM_CRE__GPIO_1_27,
|
|
MX50_PAD_SD1_CMD__SD1_CMD,
|
|
|
|
MX50_PAD_SD1_CLK__SD1_CLK,
|
|
MX50_PAD_SD1_D0__SD1_D0,
|
|
MX50_PAD_SD1_D1__SD1_D1,
|
|
MX50_PAD_SD1_D2__SD1_D2,
|
|
MX50_PAD_SD1_D3__SD1_D3,
|
|
|
|
/* SD2 */
|
|
MX50_PAD_SD2_CD__GPIO_5_17,
|
|
MX50_PAD_SD2_WP__GPIO_5_16,
|
|
MX50_PAD_SD2_CMD__SD2_CMD,
|
|
MX50_PAD_SD2_CLK__SD2_CLK,
|
|
MX50_PAD_SD2_D0__SD2_D0,
|
|
MX50_PAD_SD2_D1__SD2_D1,
|
|
MX50_PAD_SD2_D2__SD2_D2,
|
|
MX50_PAD_SD2_D3__SD2_D3,
|
|
MX50_PAD_SD2_D4__SD2_D4,
|
|
MX50_PAD_SD2_D5__SD2_D5,
|
|
MX50_PAD_SD2_D6__SD2_D6,
|
|
MX50_PAD_SD2_D7__SD2_D7,
|
|
|
|
/* SD3 */
|
|
MX50_PAD_SD3_CMD__SD3_CMD,
|
|
MX50_PAD_SD3_CLK__SD3_CLK,
|
|
MX50_PAD_SD3_D0__SD3_D0,
|
|
MX50_PAD_SD3_D1__SD3_D1,
|
|
MX50_PAD_SD3_D2__SD3_D2,
|
|
MX50_PAD_SD3_D3__SD3_D3,
|
|
MX50_PAD_SD3_D4__SD3_D4,
|
|
MX50_PAD_SD3_D5__SD3_D5,
|
|
MX50_PAD_SD3_D6__SD3_D6,
|
|
MX50_PAD_SD3_D7__SD3_D7,
|
|
|
|
/* PWR_INT */
|
|
MX50_PAD_ECSPI2_MISO__GPIO_4_18,
|
|
|
|
/* UART pad setting */
|
|
MX50_PAD_UART1_TXD__UART1_TXD,
|
|
MX50_PAD_UART1_RXD__UART1_RXD,
|
|
MX50_PAD_UART1_RTS__UART1_RTS,
|
|
MX50_PAD_UART2_TXD__UART2_TXD,
|
|
MX50_PAD_UART2_RXD__UART2_RXD,
|
|
MX50_PAD_UART2_CTS__UART2_CTS,
|
|
MX50_PAD_UART2_RTS__UART2_RTS,
|
|
|
|
MX50_PAD_I2C1_SCL__I2C1_SCL,
|
|
MX50_PAD_I2C1_SDA__I2C1_SDA,
|
|
MX50_PAD_I2C2_SCL__I2C2_SCL,
|
|
MX50_PAD_I2C2_SDA__I2C2_SDA,
|
|
|
|
MX50_PAD_EPITO__USBH1_PWR,
|
|
/* Need to comment below line if
|
|
* one needs to debug owire.
|
|
*/
|
|
MX50_PAD_OWIRE__USBH1_OC,
|
|
/* using gpio to control otg pwr */
|
|
MX50_PAD_PWM2__GPIO_6_25,
|
|
MX50_PAD_I2C3_SCL__USBOTG_OC,
|
|
|
|
MX50_PAD_SSI_RXC__FEC_MDIO,
|
|
MX50_PAD_SSI_RXFS__FEC_MDC,
|
|
MX50_PAD_DISP_D0__FEC_TXCLK,
|
|
MX50_PAD_DISP_D1__FEC_RX_ER,
|
|
MX50_PAD_DISP_D2__FEC_RX_DV,
|
|
MX50_PAD_DISP_D3__FEC_RXD1,
|
|
MX50_PAD_DISP_D4__FEC_RXD0,
|
|
MX50_PAD_DISP_D5__FEC_TX_EN,
|
|
MX50_PAD_DISP_D6__FEC_TXD1,
|
|
MX50_PAD_DISP_D7__FEC_TXD0,
|
|
MX50_PAD_I2C3_SDA__GPIO_6_23,
|
|
MX50_PAD_ECSPI1_SCLK__GPIO_4_12,
|
|
|
|
MX50_PAD_CSPI_SS0__CSPI_SS0,
|
|
MX50_PAD_ECSPI1_MOSI__CSPI_SS1,
|
|
MX50_PAD_CSPI_MOSI__CSPI_MOSI,
|
|
MX50_PAD_CSPI_MISO__CSPI_MISO,
|
|
|
|
/* SGTL500_OSC_EN */
|
|
MX50_PAD_UART1_CTS__GPIO_6_8,
|
|
|
|
/* SGTL_AMP_SHDN */
|
|
MX50_PAD_UART3_RXD__GPIO_6_15,
|
|
|
|
/* Keypad */
|
|
MX50_PAD_KEY_COL0__KEY_COL0,
|
|
MX50_PAD_KEY_ROW0__KEY_ROW0,
|
|
MX50_PAD_KEY_COL1__KEY_COL1,
|
|
MX50_PAD_KEY_ROW1__KEY_ROW1,
|
|
MX50_PAD_KEY_COL2__KEY_COL2,
|
|
MX50_PAD_KEY_ROW2__KEY_ROW2,
|
|
MX50_PAD_KEY_COL3__KEY_COL3,
|
|
MX50_PAD_KEY_ROW3__KEY_ROW3,
|
|
MX50_PAD_EIM_DA0__KEY_COL4,
|
|
MX50_PAD_EIM_DA1__KEY_ROW4,
|
|
MX50_PAD_EIM_DA2__KEY_COL5,
|
|
MX50_PAD_EIM_DA3__KEY_ROW5,
|
|
MX50_PAD_EIM_DA4__KEY_COL6,
|
|
MX50_PAD_EIM_DA5__KEY_ROW6,
|
|
MX50_PAD_EIM_DA6__KEY_COL7,
|
|
MX50_PAD_EIM_DA7__KEY_ROW7,
|
|
/*EIM pads */
|
|
MX50_PAD_EIM_DA8__GPIO_1_8,
|
|
MX50_PAD_EIM_DA9__GPIO_1_9,
|
|
MX50_PAD_EIM_DA10__GPIO_1_10,
|
|
MX50_PAD_EIM_DA11__GPIO_1_11,
|
|
MX50_PAD_EIM_DA12__GPIO_1_12,
|
|
MX50_PAD_EIM_DA13__GPIO_1_13,
|
|
MX50_PAD_EIM_DA14__GPIO_1_14,
|
|
MX50_PAD_EIM_DA15__GPIO_1_15,
|
|
MX50_PAD_EIM_CS2__GPIO_1_16,
|
|
MX50_PAD_EIM_CS1__GPIO_1_17,
|
|
MX50_PAD_EIM_CS0__GPIO_1_18,
|
|
MX50_PAD_EIM_EB0__GPIO_1_19,
|
|
MX50_PAD_EIM_EB1__GPIO_1_20,
|
|
MX50_PAD_EIM_WAIT__GPIO_1_21,
|
|
MX50_PAD_EIM_BCLK__GPIO_1_22,
|
|
MX50_PAD_EIM_RDY__GPIO_1_23,
|
|
MX50_PAD_EIM_OE__GPIO_1_24,
|
|
};
|
|
|
|
/* Serial ports */
|
|
static const struct imxuart_platform_data uart_pdata __initconst = {
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
};
|
|
|
|
static const struct fec_platform_data fec_data __initconst = {
|
|
.phy = PHY_INTERFACE_MODE_RMII,
|
|
};
|
|
|
|
static inline void mx50_rdp_fec_reset(void)
|
|
{
|
|
gpio_request(FEC_EN, "fec-en");
|
|
gpio_direction_output(FEC_EN, 0);
|
|
gpio_request(FEC_RESET_B, "fec-reset_b");
|
|
gpio_direction_output(FEC_RESET_B, 0);
|
|
msleep(1);
|
|
gpio_set_value(FEC_RESET_B, 1);
|
|
}
|
|
|
|
static const struct imxi2c_platform_data i2c_data __initconst = {
|
|
.bitrate = 100000,
|
|
};
|
|
|
|
/*
|
|
* Board specific initialization.
|
|
*/
|
|
static void __init mx50_rdp_board_init(void)
|
|
{
|
|
imx50_soc_init();
|
|
|
|
mxc_iomux_v3_setup_multiple_pads(mx50_rdp_pads,
|
|
ARRAY_SIZE(mx50_rdp_pads));
|
|
|
|
imx50_add_imx_uart(0, &uart_pdata);
|
|
imx50_add_imx_uart(1, &uart_pdata);
|
|
mx50_rdp_fec_reset();
|
|
imx50_add_fec(&fec_data);
|
|
imx50_add_imx_i2c(0, &i2c_data);
|
|
imx50_add_imx_i2c(1, &i2c_data);
|
|
imx50_add_imx_i2c(2, &i2c_data);
|
|
}
|
|
|
|
static void __init mx50_rdp_timer_init(void)
|
|
{
|
|
mx50_clocks_init(32768, 24000000, 22579200);
|
|
}
|
|
|
|
static struct sys_timer mx50_rdp_timer = {
|
|
.init = mx50_rdp_timer_init,
|
|
};
|
|
|
|
MACHINE_START(MX50_RDP, "Freescale MX50 Reference Design Platform")
|
|
.map_io = mx50_map_io,
|
|
.init_early = imx50_init_early,
|
|
.init_irq = mx50_init_irq,
|
|
.handle_irq = imx50_handle_irq,
|
|
.timer = &mx50_rdp_timer,
|
|
.init_machine = mx50_rdp_board_init,
|
|
.restart = mxc_restart,
|
|
MACHINE_END
|