David S. Miller
25e5566ed3
[SPARC64]: Fix missing load-twin usage in Niagara-1 memcpy.
...
For the case where the source is not aligned modulo 8
we don't use load-twins to suck the data in and this
kills performance since normal loads allocate in the
L1 cache (unlike load-twin) and thus big memcpys swipe
the entire L1 D-cache.
We need to allocate a register window to implement this
properly, but that actually simplifies a lot of things
as a nice side-effect.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-10-02 01:03:09 -07:00
..
2006-06-30 19:25:36 +02:00
2006-06-30 19:25:36 +02:00
2006-03-20 01:13:28 -08:00
2006-06-04 21:32:01 -07:00
2006-03-20 01:12:25 -08:00
2006-03-04 23:23:56 -08:00
2006-03-20 01:12:25 -08:00
2006-03-04 23:23:56 -08:00
2006-03-04 23:23:56 -08:00
2006-06-04 21:32:01 -07:00
2007-08-08 17:33:45 -07:00
2007-08-08 17:33:45 -07:00
2007-08-08 17:33:45 -07:00
2007-08-08 17:33:45 -07:00
2007-08-08 17:33:45 -07:00
2007-08-08 17:33:45 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2007-08-16 01:47:25 -07:00
2006-06-30 19:25:36 +02:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2007-08-16 01:47:25 -07:00
2007-08-16 01:47:25 -07:00
2007-08-16 01:47:25 -07:00
2007-08-16 01:47:25 -07:00
2007-08-16 01:47:25 -07:00
2007-03-19 13:27:33 -07:00
2007-10-02 01:03:09 -07:00
2007-10-02 01:03:09 -07:00
2007-10-02 01:03:09 -07:00
2007-08-16 01:47:25 -07:00
2006-03-20 01:12:29 -08:00
2005-08-31 15:01:33 -07:00
2005-06-27 15:42:04 -07:00
2006-03-04 23:23:56 -08:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2006-03-04 23:23:56 -08:00
2006-03-04 23:23:56 -08:00
2006-03-04 23:23:56 -08:00
2005-06-27 15:42:04 -07:00
2006-03-04 23:23:56 -08:00
2006-03-04 23:23:56 -08:00
2005-04-16 15:20:36 -07:00
2006-03-20 01:12:29 -08:00
2005-09-28 21:06:47 -07:00
2005-10-07 13:30:49 -07:00
2006-03-20 01:14:03 -08:00