272966c070
Under qemu there is a race between the TDxE read-and-clear and the SCxTDR write. While on hardware it can be gauranteed that the read-and-clear will happen prior to the character being written out, no such assumption can be made under emulation. As this path happens with IRQs off and the hardware itself doesn't care about the ordering, move the SCxTDR write until after the read-and-clear. Signed-off-by: Vladimir Prus <vladimir@codesourcery.com> Signed-off-by: Paul Mundt <lethal@linux-sh.org> |
||
---|---|---|
.. | ||
cpm_uart | ||
jsm | ||
8250_accent.c | ||
8250_acorn.c | ||
8250_boca.c | ||
8250_early.c | ||
8250_exar_st16c554.c | ||
8250_fourport.c | ||
8250_gsc.c | ||
8250_hp300.c | ||
8250_hub6.c | ||
8250_mca.c | ||
8250_pci.c | ||
8250_pnp.c | ||
8250.c | ||
8250.h | ||
21285.c | ||
68328serial.c | ||
68328serial.h | ||
68360serial.c | ||
amba-pl010.c | ||
amba-pl011.c | ||
atmel_serial.c | ||
bfin_5xx.c | ||
bfin_sport_uart.c | ||
bfin_sport_uart.h | ||
clps711x.c | ||
crisv10.c | ||
crisv10.h | ||
dz.c | ||
dz.h | ||
icom.c | ||
icom.h | ||
imx.c | ||
ioc3_serial.c | ||
ioc4_serial.c | ||
ip22zilog.c | ||
ip22zilog.h | ||
Kconfig | ||
kgdboc.c | ||
m32r_sio_reg.h | ||
m32r_sio.c | ||
m32r_sio.h | ||
Makefile | ||
mcf.c | ||
mpc52xx_uart.c | ||
mpsc.c | ||
mux.c | ||
netx-serial.c | ||
of_serial.c | ||
pmac_zilog.c | ||
pmac_zilog.h | ||
pnx8xxx_uart.c | ||
pxa.c | ||
s3c2400.c | ||
s3c2410.c | ||
s3c2412.c | ||
s3c2440.c | ||
sa1100.c | ||
samsung.c | ||
samsung.h | ||
sb1250-duart.c | ||
sc26xx.c | ||
serial_core.c | ||
serial_cs.c | ||
serial_ks8695.c | ||
serial_lh7a40x.c | ||
serial_txx9.c | ||
sh-sci.c | ||
sh-sci.h | ||
sn_console.c | ||
suncore.c | ||
suncore.h | ||
sunhv.c | ||
sunsab.c | ||
sunsab.h | ||
sunsu.c | ||
sunzilog.c | ||
sunzilog.h | ||
uartlite.c | ||
ucc_uart.c | ||
vr41xx_siu.c | ||
zs.c | ||
zs.h |