Matthew Vick
bf03085f85
e1000e: Guarantee descriptor writeback flush success. ...
In rare circumstances, a descriptor writeback flush may not work if it
arrives on a specific clock cycle as a writeback request is going out.
Signed-off-by: Matthew Vick <matthew.vick@intel.com>
Tested-by: Aaron Brown <aaron.f.brown@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2012-04-03 15:25:16 -07:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2012-04-02 17:53:39 -07:00
2012-03-09 14:34:20 -08:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2012-01-24 15:44:50 -05:00
2012-04-03 15:25:16 -07:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2012-03-19 17:27:06 -04:00
2012-03-28 15:58:21 -07:00
2012-03-21 10:27:19 -07:00
2012-03-28 18:30:03 +01:00
2012-03-04 20:41:38 -05:00
2012-03-28 18:30:03 +01:00
2012-02-15 15:34:17 -05:00
2012-03-28 18:30:03 +01:00
2012-04-01 23:32:35 -04:00
2012-03-05 21:16:26 -05:00
2012-03-30 16:03:15 -07:00
2012-03-27 22:30:09 -04:00
2012-04-02 17:53:39 -07:00
2012-01-31 16:20:21 -05:00
2012-02-15 15:34:17 -05:00
2012-03-27 22:45:26 -04:00
2012-02-15 15:34:16 -05:00
2012-01-09 12:18:17 -08:00
2012-03-28 18:30:03 +01:00
2012-02-15 15:34:17 -05:00
2012-02-14 10:45:42 +11:00
2012-01-09 12:18:17 -08:00
2012-03-01 16:41:26 -05:00
2012-03-01 16:41:26 -05:00
2012-01-31 16:20:21 -05:00
2012-04-01 23:17:16 -04:00
2012-02-01 16:49:50 +01:00
2012-03-28 18:30:03 +01:00
2012-02-19 16:03:15 -05:00
2012-03-28 04:40:45 -04:00
2012-03-24 12:20:25 -07:00
bf03085f85