linux/drivers/clk/meson
Martin Blumenstingl 7377ba16b5 clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registers
[ Upstream commit a29ae8600d ]

Not all u-boot versions initialize the HHI_GP_PLL_CNTL[2-5] registers.
In that case all HHI_GPLL_PLL_CNTL[1-5] registers are 0x0 and when
booting Linux the PLL fails to lock.
The initialization sequence from u-boot is:
- put the PLL into reset
- write 0x59C88000 to HHI_GP_PLL_CNTL2
- write 0xCA463823 to HHI_GP_PLL_CNTL3
- write 0x0286A027 to HHI_GP_PLL_CNTL4
- write 0x00003000 to HHI_GP_PLL_CNTL5
- set M, N, OD and the enable bit
- take the PLL out of reset
- check if it has locked
- disable the PLL

In Linux we already initialize M, N, OD, the enable and the reset bits.
Also the HHI_GP_PLL_CNTL[2-5] registers with these magic values (the
exact meaning is unknown) so the PLL can lock when the vendor u-boot did
not initialize these registers yet.

Fixes: b882964b37 ("clk: meson: meson8b: add support for the GP_PLL clock on Meson8m2")
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Link: https://lore.kernel.org/r/20200501215717.735393-1-martin.blumenstingl@googlemail.com
Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-06-24 17:50:23 +02:00
..
Kconfig
Makefile
axg-aoclk.c
axg-aoclk.h
axg-audio.c
axg-audio.h
axg.c
axg.h
clk-cpu-dyndiv.c
clk-cpu-dyndiv.h
clk-dualdiv.c
clk-dualdiv.h
clk-mpll.c
clk-mpll.h
clk-phase.c
clk-phase.h
clk-pll.c clk: meson: pll: Fix by 0 division in __pll_params_to_rate() 2020-02-24 08:36:23 +01:00
clk-pll.h
clk-regmap.c
clk-regmap.h
g12a-aoclk.c
g12a-aoclk.h
g12a.c
g12a.h
gxbb-aoclk.c
gxbb-aoclk.h
gxbb.c
gxbb.h
meson-aoclk.c
meson-aoclk.h
meson-eeclk.c
meson-eeclk.h
meson8b.c clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registers 2020-06-24 17:50:23 +02:00
meson8b.h clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registers 2020-06-24 17:50:23 +02:00
parm.h
sclk-div.c
sclk-div.h
vid-pll-div.c
vid-pll-div.h