edabd38e1a
The Marvell Dove (88AP510) is a high-performance, highly integrated, low power SoC with high-end ARM-compatible processor (known as PJ4), graphics processing unit, high-definition video decoding acceleration hardware, and a broad range of peripherals. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com> Signed-off-by: Saeed Bishara <saeed@marvell.com> Signed-off-by: Nicolas Pitre <nico@marvell.com>
55 lines
1.5 KiB
C
55 lines
1.5 KiB
C
/*
|
|
* arch/arm/mach-dove/include/mach/pm.h
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_PM_H
|
|
#define __ASM_ARCH_PM_H
|
|
|
|
#include <asm/errno.h>
|
|
#include <mach/irqs.h>
|
|
|
|
#define CLOCK_GATING_CONTROL (DOVE_PMU_VIRT_BASE + 0x38)
|
|
#define CLOCK_GATING_USB0_MASK (1 << 0)
|
|
#define CLOCK_GATING_USB1_MASK (1 << 1)
|
|
#define CLOCK_GATING_GBE_MASK (1 << 2)
|
|
#define CLOCK_GATING_SATA_MASK (1 << 3)
|
|
#define CLOCK_GATING_PCIE0_MASK (1 << 4)
|
|
#define CLOCK_GATING_PCIE1_MASK (1 << 5)
|
|
#define CLOCK_GATING_SDIO0_MASK (1 << 8)
|
|
#define CLOCK_GATING_SDIO1_MASK (1 << 9)
|
|
#define CLOCK_GATING_NAND_MASK (1 << 10)
|
|
#define CLOCK_GATING_CAMERA_MASK (1 << 11)
|
|
#define CLOCK_GATING_I2S0_MASK (1 << 12)
|
|
#define CLOCK_GATING_I2S1_MASK (1 << 13)
|
|
#define CLOCK_GATING_CRYPTO_MASK (1 << 15)
|
|
#define CLOCK_GATING_AC97_MASK (1 << 21)
|
|
#define CLOCK_GATING_PDMA_MASK (1 << 22)
|
|
#define CLOCK_GATING_XOR0_MASK (1 << 23)
|
|
#define CLOCK_GATING_XOR1_MASK (1 << 24)
|
|
#define CLOCK_GATING_GIGA_PHY_MASK (1 << 30)
|
|
|
|
#define PMU_INTERRUPT_CAUSE (DOVE_PMU_VIRT_BASE + 0x50)
|
|
#define PMU_INTERRUPT_MASK (DOVE_PMU_VIRT_BASE + 0x54)
|
|
|
|
static inline int pmu_to_irq(int pin)
|
|
{
|
|
if (pin < NR_PMU_IRQS)
|
|
return pin + IRQ_DOVE_PMU_START;
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static inline int irq_to_pmu(int irq)
|
|
{
|
|
if (IRQ_DOVE_PMU_START < irq && irq < NR_IRQS)
|
|
return irq - IRQ_DOVE_PMU_START;
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
#endif
|