f8d9f92452
It can be useful for JIT software to be aware of MIDR_EL1 and REVIDR_EL1 to ascertain the presence of any core errata that could affect code generation. This patch exposes these registers through sysfs: /sys/devices/system/cpu/cpu$ID/regs/identification/midr_el1 /sys/devices/system/cpu/cpu$ID/regs/identification/revidr_el1 where $ID is the cpu number. For big.LITTLE systems, one can have a mixture of cores (e.g. Cortex A53 and Cortex A57), thus all CPUs need to be enumerated. If the kernel does not have valid information to populate these entries with, an empty string is returned to userspace. Cc: Mark Rutland <mark.rutland@arm.com> Reviewed-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Steve Capper <steve.capper@linaro.org> [suzuki.poulose@arm.com: ABI documentation updates, hotplug notifiers, kobject changes] Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
74 lines
1.7 KiB
C
74 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2014 ARM Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef __ASM_CPU_H
|
|
#define __ASM_CPU_H
|
|
|
|
#include <linux/cpu.h>
|
|
#include <linux/init.h>
|
|
#include <linux/percpu.h>
|
|
|
|
/*
|
|
* Records attributes of an individual CPU.
|
|
*/
|
|
struct cpuinfo_arm64 {
|
|
struct cpu cpu;
|
|
struct kobject kobj;
|
|
u32 reg_ctr;
|
|
u32 reg_cntfrq;
|
|
u32 reg_dczid;
|
|
u32 reg_midr;
|
|
u32 reg_revidr;
|
|
|
|
u64 reg_id_aa64dfr0;
|
|
u64 reg_id_aa64dfr1;
|
|
u64 reg_id_aa64isar0;
|
|
u64 reg_id_aa64isar1;
|
|
u64 reg_id_aa64mmfr0;
|
|
u64 reg_id_aa64mmfr1;
|
|
u64 reg_id_aa64mmfr2;
|
|
u64 reg_id_aa64pfr0;
|
|
u64 reg_id_aa64pfr1;
|
|
|
|
u32 reg_id_dfr0;
|
|
u32 reg_id_isar0;
|
|
u32 reg_id_isar1;
|
|
u32 reg_id_isar2;
|
|
u32 reg_id_isar3;
|
|
u32 reg_id_isar4;
|
|
u32 reg_id_isar5;
|
|
u32 reg_id_mmfr0;
|
|
u32 reg_id_mmfr1;
|
|
u32 reg_id_mmfr2;
|
|
u32 reg_id_mmfr3;
|
|
u32 reg_id_pfr0;
|
|
u32 reg_id_pfr1;
|
|
|
|
u32 reg_mvfr0;
|
|
u32 reg_mvfr1;
|
|
u32 reg_mvfr2;
|
|
};
|
|
|
|
DECLARE_PER_CPU(struct cpuinfo_arm64, cpu_data);
|
|
|
|
void cpuinfo_store_cpu(void);
|
|
void __init cpuinfo_store_boot_cpu(void);
|
|
|
|
void __init init_cpu_features(struct cpuinfo_arm64 *info);
|
|
void update_cpu_features(int cpu, struct cpuinfo_arm64 *info,
|
|
struct cpuinfo_arm64 *boot);
|
|
|
|
#endif /* __ASM_CPU_H */
|